[1]
Information on http: /www. itrs. net, (2007).
Google Scholar
[2]
C.S. Lent, P.D. Tougaw, W. Porod and G.H. Bernstein. Quantum Cellular Automata. Nanotechnology. 1993. 4(1): 49-57.
DOI: 10.1088/0957-4484/4/1/004
Google Scholar
[3]
R. Zhang, K. Walus, W. Wang and G.A. Jullien. A Method of Majority Logic Reduction for Quantum Cellular Automata. IEEE Transaction on Nanotechnology. 2004. 3(4): 443–450.
DOI: 10.1109/tnano.2004.834177
Google Scholar
[4]
K. Walus, G. Schulhof, G.A. Jullien, R. Zhang and W. Wang. Circuit Design Based on Majority Gates for Applications with Quantum-Dot Cellular Automata. 38th Asilomar conference on Signals, Systems and Computers. IEEE. 2004. 1354–1357.
DOI: 10.1109/acssc.2004.1399374
Google Scholar
[5]
M.R. Azghadi, O. Kavehei and K. Navi. A Novel Design for Quantum-Dot Cellular Automata Cells and Full Adders. Journal of Applied Sciences. 2007. 7(22): 3460-3468.
DOI: 10.3923/jas.2007.3460.3468
Google Scholar
[6]
R. Farazkish, M.R. Azghadi, K. Navi and M. Haghparast. New Method for Decreasing the Number of Quantum Dot Cells in QCA Circuits. Journal of Applied Sciences. 2008. 4(6): 793- 802.
Google Scholar
[7]
P.D. Tougaw and C.S. Lent. Logical Devices Implemented Using Quantum Cellular Automata. Journal of Applied Physics. 1994. 75(3): 1818-1824.
DOI: 10.1063/1.356375
Google Scholar
[8]
A. Vetteth, K. Walus, V. S. Dimitrov and G.A. Jullien. Quantum-dot Cellular Automata Carry- Look-Ahead Adder and Barrel Shifter. IEEE Emerging Telecommunications Technologies Conference. (2002).
Google Scholar
[9]
K. Walus and G.A. Jullien. Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata. Proceedings of IEEE. 2006. 94(6): 1225-1244.
DOI: 10.1109/jproc.2006.875791
Google Scholar
[10]
K. Walus, G.A. Jullien and V.S. Dimitrov. Computer Arithmetic Structures for Quantum Cellular Automata. The 37th Asilomar Conference on Signals, Systems, and Computers. 2003. 2: 1435-1439.
DOI: 10.1109/acssc.2003.1292223
Google Scholar
[11]
W. Wang, K. Walus and G.A. Jullien. Quantum-Dot Cellular Automata Adders. Proceeding of the Third IEEE Conference of Nanotechnology. 2003. 461- 464.
DOI: 10.1109/nano.2003.1231818
Google Scholar
[12]
R. Zhang, K. Walus, W. Wang and G.A. Jullien. Performance Comparison of Quantum-Dot Cellular Automata Adders. Proceeding of IEEE International Symposium on Circuits and Systems. 2005. 3: 2522-2526.
DOI: 10.1109/iscas.2005.1465139
Google Scholar
[13]
H. Cho and E.E. Swartzlander. Adder Designs and Analyses for Quantum-Dot Cellular Automata. IEEE Transaction on Nanotechnology. 2007. 6(3): 374-383.
DOI: 10.1109/tnano.2007.894839
Google Scholar
[14]
S. Haruehanroengra and W. Wang. Efficient Design of QCA Adder Structures. Solid State Phenomena. 2007. 121-123: 553-556.
DOI: 10.4028/www.scientific.net/ssp.121-123.553
Google Scholar
[15]
H. Cho and E.E. Swartzlander. Adder and Multiplier Design in Quantum-Dot Cellular Automata. IEEE Transaction on Computers. 2009. 58(6).
DOI: 10.1109/tc.2009.21
Google Scholar
[16]
S. Roy and B. Saha. Minority Gate Oriented Logic Design with Quantum-Dot Cellular Automata. Cellular Automata Lecture Notes in Computer Science. Published by Springer. 2006. LNCS 4173: 646-656.
DOI: 10.1007/11861201_75
Google Scholar
[17]
V.C. Teja, S. Polisetti and S. Kasavajjala. QCA Based Multiplexing of 16 Arithmetic & Logical Subsystems - A Paradigm for Nano Computing. Proceedings of the 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems. (2008).
DOI: 10.1109/nems.2008.4484438
Google Scholar
[18]
S.K. lakshmi and G. Athisha. Efficient Design of Logical Structures and Functions Using Nanotechnology Based Quantum Dot Cellular Automata Design. International Journal of Computer Applications. 2010. 3(5): 0975-8887.
DOI: 10.5120/726-1019
Google Scholar
[19]
A. Shahidinejad and A. Selamat. A novel Quantum-Dot Cellular Automata Design. 2nd IEEE Latin American Symposuim on Circuits and Systems. Colombia. (2011).
Google Scholar
[20]
D. Rajeswari, K. Paul and M. Balakrishnan. Clocking-Based Coplanar Wire Crossing Scheme for QCA. 23rd IEEE International Conference on VLSI Design. 2010. 339-344.
DOI: 10.1109/vlsi.design.2010.39
Google Scholar
[21]
K. Walus, T. Dysart, G. Jullien and R. Budiman. QCADesigner: a Rapid Design and Simulation Tool for Quantum-Dot Cellular Automata. IEEE Transaction on Nano. 2004. 3(1): 26-29. Figure 1. The schematic of the adder/subtractor Figure 2. The layout of the XOR design presented in.
DOI: 10.1109/tnano.2003.820815
Google Scholar
[19]
Figure 3. The layout of the proposed XOR Table 1. Comparison of some XOR designs XOR Complexity (Cell count) Latency (Clock cycle) Area () Number of Layers Presented XOR in.
Google Scholar
[16]
95 0. 210927 1 Presented XOR in.
Google Scholar
[17]
121 1 0. 223908 1 Presented XOR in.
Google Scholar
[18]
74 1 0. 077172 3 Presented XOR in.
Google Scholar
[19]
fig. 2 41 0. 050552 4 proposed XOR, fig. 3 49 1 0. 0663284 4 Figure 4. Simulation results after adding a wire (5 cells) to the XOR design presented in.
Google Scholar
[19]
(a) and the proposed XOR design (b) Figure 5. The Layout of the full adder design presented in.
Google Scholar
[15]
Figure 6. The layout of the proposed adder/subtractor Figure 7. The layout of the proposed adder/subtractor.
Google Scholar
