An All CMOS Current Reference

Lin An Li; Ming Tang; Wen Ou; Yang Hong

doi:10.4028/www.scientific.net/AMM.135-136.192

Paper Titles

Accumulate-Repeat-Delay-Partial-Delay Codes
p.167

Adaptive Decoding for Turbo Codes over CDMA2000 Mobile System
p.171

Adaptive Objective Coordinate Optimization Method with Unknown Parameter
p.179

An Algorithm Research of Terminal Key Generation for Mobile Payment
p.187

An All CMOS Current Reference
p.192

An Approach to Reliability Evaluation of Web Services Composition Based on BPEL
p.198

An Energy-Efficient Data Gathering Method for Sensor Networks with Mixed Communication Modes
p.205

An FFT-Based Approach for Carrier Frequency Domain Acquisition in Spread Spectrum TT&C System
p.211

An ID-Based Proxy Multi-Signature Scheme
p.217

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 135-136An All CMOS Current Reference

An All CMOS Current Reference

Abstract:

In this paper, an all CMOS current reference circuit which generates a reference current independent of PVT (Process, supply Voltage, and Temperature) variations is presented. The circuit consists of a self-biased current source (SBCS) and two nested connected transistors which supply a voltage with positive temperature coefficient and the resulting reference circuit has low temperature coefficient. It is based on CSMC 0.5um mixed-signal process with the supply voltage of 5V. The precision of reference current is about ±3.05% when considering the process, supply voltage and temperature variation at the same time.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 135-136)

Pages:

192-197

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.135-136.192

Citation:

Cite this paper

Online since:

October 2011

Authors:

Lin An Li, Ming Tang, Wen Ou, Yang Hong

Keywords:

All CMOS, Current Reference, Nested Connected Transistor, Self-Biased Current Source

Export:

RIS, BibTeX

Price:

Permissions:

Request Permissions

References

[1] C. Yoo and J. Park, CMOS current reference with supply and temperature compensation, Electon Letters, vol. 43, no. 25, (2007) 1422-1424.

DOI: 10.1049/el:20072528

Google Scholar

[2] Wang Yi, He Lenain and Yan Xiaolang, All CMOS Temperature, Supply Voltage and Process Independent Current Reference, ASIC, 2007. ASICON '07. 7th International Conference on, (2007) 600-603.

DOI: 10.1109/icasic.2007.4415702

Google Scholar

[3] Liu Wei, W. Khalil, M. Ismail and E. Kussener, A Resistor-Free Temperature-Compensated CMOS Current Reference, Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, ( 2010) 845-848.

DOI: 10.1109/iscas.2010.5537432

Google Scholar

[4] M.C. Schneider and C. Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling. New York, Cambridge University Press, 2010, pp.45-48.

DOI: 10.1017/cbo9780511803840

Google Scholar

[5] Y. Tsividis, Operation and Modeling of the MOS Transistor, second edition. New York, McGraw-Hill, 1999, pp.175-178.

Google Scholar

[6] D.M. Binkley, Tradeoffs and Optimization in Analog CMOS Design. New York, John Wiley & Sons, Inc., 2001, pp.46-49.

Google Scholar

[7] I.M. Filanovsky and H.P. Baltes, Simple CMOS Analog Square-Rooting and Squaring Circuits, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 39, no. 4, (1992) 312-315.

DOI: 10.1109/81.129463

Google Scholar