Next Article in Journal
Closed-Form Sum-Rate Analysis of Interference Alignment with Limited Feedback Based on Scalar Quantization and Random Vector Quantization
Next Article in Special Issue
Self-Heating of Annealed Ti/Al/Ni/Au Contacts to Two-Dimensional Electron Gas in AlGaN/GaN Heterostructures
Previous Article in Journal
Influence of Cutter Head on Cavitation of Non-Jammed Submerged Grinder Pump
Previous Article in Special Issue
GaN-on-Si: Monolithically Integrated All-GaN Drivers for High-Voltage DC-DC Power Conversion
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Influence of Quality of Mounting Process of RF Transistors on Their Thermal Parameters and Lifetime

by
Krzysztof Górecki
1,*,
Wojciech Kowalke
2 and
Przemysław Ptak
1
1
Department of Marine Electronics, Faculty of Electrical Engineering, Gdynia Maritime University, Morska 81-87, 81-225 Gdynia, Poland
2
Flex, 83-100 Tczew, Poland
*
Author to whom correspondence should be addressed.
Appl. Sci. 2022, 12(12), 6113; https://doi.org/10.3390/app12126113
Submission received: 21 April 2022 / Revised: 13 June 2022 / Accepted: 14 June 2022 / Published: 16 June 2022

Abstract

:

Featured Application

The presented results can be applied in the assembly process of RF networks.

Abstract

The paper presents the results of investigations illustrating the influence of imperfections in the soldering process on thermal properties of transistors operating in RF (Radio Frequency) systems. The methods of measurements used to determine the junction and case temperature of the tested transistors and their thermal resistance are described. The results of the performed measurements are presented and discussed, and their statistical analysis is carried out. The correlation between thermal parameters of the tested transistors, parameters of the assembly process and the measurement conditions is investigated. Some calculation results illustrating an influence of device thermal resistance and dissipated power on changing its lifetime are shown and discussed. It is also shown that no correlation between the void sizes and the device thermal resistance and lifetime is observed. Possibilities of improving the assembly process are indicated, which allows extending the expected lifetime of the tested transistors.

1. Introduction

In RF technology, a power amplifier (PA) is a system that is fed with a low-power RF signal. This circuit increases the signal power to the necessary level without causing distortions. Sometimes an additional filter is introduced between the PA input and the load to minimize unwanted signals due to design imperfections. In the RF signal path, the PA is located between the transmitter signal source circuits and the antenna [1,2].
Companies designing RF electronic modules for telecommunications applications need the appropriate power devices that are able to power supply TRX (Transmitter-Receiver) circuits in order to transmit signals with the required power level in the appropriate frequency range. The efficiency of the PA is a function of the level and shape of the signal [1,2]. For high power levels (in the range 500–1000 W) a single PA may not be able to ensure the required power level. In such cases, multiple PA modules may be switched on in parallel. Additionally, in PA circuits, energy efficiency influences the lifetime of batteries used in devices such as smartphones, in which the PA circuit is the major consumer of energy. The PA also determines the value of heat which must be dissipated by the telecommunications system [1,2,3,4,5].
Although the use of several PA modules connected in parallel can solve the power supply problem, there is a problem of power balance, current sharing, thermal matching, and preventing a failure or overheating of the components. All PAs exhibit gain compression at higher power levels, which means that the gain is not constant but it decreases when the input power increases. The above-mentioned limitations mean that we are looking for discrete power semiconductor devices that will meet a wide range of requirements, taking into account the optimization of four parameters: output power, gain, operating frequency, and energy efficiency. Power transistors included in PAs that meet these requirements belong to the group of LDMOS (Laterally Diffused Metal Oxide Semiconductor), HVLDMOS (high-voltage LDMOS) [6], or GaN transistors [7,8]. The technology used allows achieving a high gain, high efficiency, and linearity for the operation at the frequency up to 12 GHz [9,10,11,12].
One of the applications of power transistors in RF circuits is the Doherty amplifier. The Doherty amplifier topology is used to maximize the effective use of DC power, when the transmitted signal has a high peak-to-average ratio [4]. Typically, using the Doherty amplifier, PA circuits operate at the frequency of 2.14 GHz using input signals of the W-CDMA (Wideband Code Division Multiple Access) type [3,4,5]. An example of such an amplifier can be a single-band amplifier containing two PAs. The first one is efficient at the lower power (and disables the other one in this range), and the other one—with smooth transition to the one that is less efficient with the low power and better adapted to work at the higher power [2]. The principle of operation of the Doherty amplifier is presented in detail in [2,3,4,5].
All semiconductor devices lose power during their operation. The heat not dissipated outside the semiconductor device leads to an increase in its junction temperature, i.e., overheating of semiconductor devices is one of the most common causes of damage to electronic devices, because the intensity of damage to electronic components increases with an increase in the junction temperature [13,14].
Not only the reliability and the lifetime of semiconductor devices, but also material properties, mechanical and electrical strength (viscosity, loss, dielectric permittivity, etc.) depend on temperature [15]. Moreover, the permissible power load of practically all devices is severely limited by an increase in their junction temperature. For practical calculations of the cooling system, it can be assumed that in consumer electronics devices all the electricity supplied to the device, and in transmitting devices (about 75% of the supplied energy) is converted into heat [15].
The device junction temperature Tj increases proportionally to the power dissipated. The dependence of the junction temperature on the dissipated power PD is described by the equation [1,16,17]
T j = T a + R th P D
where Ta is the ambient temperature and Rth is thermal resistance of the semiconductor device.
The above dependence is valid at the steady state, when power losses do not change with time or change very slowly. In transient states, thermal properties of semiconductor devices are characterized by transient thermal impedance Zth(t) [17,18,19]. The value of thermal resistance of semiconductor devices depends, among others, on the quality and the method of their assembly [20,21,22]. In particular, the quality of the solder connection of the thermal pad to the PCB (Printed Circuit Board) is important [23].
In the soldering process, the maximum of 30% void [24] not covered with the solder is allowed under power semiconductor devices. Additionally, according to the IPC-610 [24], other criteria related to voids should be agreed on with the manufacturer. Typically, the maximum individual void sizes are set at 8%.
The paper [25] presents the results of the experimental research on the use of dies for MOSFET RF transistors in a case made of plastic materials. Unfortunately, the cited paper does not provide the results of thermal parameters measurements. Yet, it was shown that the use of plastic materials has led to a deterioration of the RF performance of these transistors.
The paper [26] presents the design and the results of experimental tests of the integrated RF amplifier modulated with the WCDMA signal, operating in mobile phones. Unfortunately, in the cited paper there is no data concerning the assembly of amplifiers and external RF power stages.
The paper [27] presents the results of measurements of thermal parameters of VDMOS transistors mounted on glass substrates. Attention was paid to the measurements of thermal resistance and thermal analyses carried out.
In the paper [28], a junction temperature rise in GaN-HEMT RF transistors was analyzed. The dimensions of voids and their number in the brazed joint were also estimated. This parameter was taken into account in the thermal analyses carried out in the ANSYS software.
In turn, the paper [29] contains the results of the research on thermal phenomena in high-power GaN RF transistors operating in the switching mode. The paper [30] presents a new non-linear electrothermal model of RF transistors of the LDMOS type. Algorithms based on neural networks are used for modeling this device.
The paper [31] describes the results of the study of the correlation between a change in electrical parameters of the N-LDMOS power RF transistor and the damage that occurred after the impulse RF lifetime tests (1500 h). The tests were first carried out in real time with the use of a test stand designed for experiments with radar systems.
The subject of the research presented in [32] is the influence of temperature on properties of N-channel LDMOS transistors operating in the radio frequency range, subjected to reliability tests in the temperature range from 10 to 150 °C.
The article [33] presents the measuring method and exemplary results of the measurements of transient thermal impedance of microwave transistors. Particular attention was paid to the measurements in very short periods of time after a power step change. The paper [34] presents a thermal model of RF transistors taking into account voids in solder joints.
The aim of this article is to investigate the influence of imperfections in the soldering process on thermal parameters of power transistors used in RF circuits. In particular, the influence of the dissipated power on the transistor case temperature is considered for different sizes of the unsoldered spaces (voids) under the tested power transistors. The influence of the size of the void spaces in the soldered joint on the temperature distribution on the surface of these transistors is also assessed. Based on the performed measurements, changes in the lifetime of transistors depending on the size of voids are estimated. The obtained values of thermal parameters are compared with the data declared by the manufacturer. The main goal is to investigate how the voids influence thermal resistance and the lifetime of an RF transistor. In contrast to the studies given in the literature, we used both: the measurement methods based on infrared measurements with X-ray imaging and the statistical analysis.
The investigated power transistors are described in Section 2. The soldering process is described in Section 3. The applied method and the measuring system are described in Section 4. The results of measurements are presented and discussed in Section 5. The influence of thermal parameters on the lifetime is analyzed in Section 6.

2. Investigated Transistors

The subjects of the investigations are power transistors LDMOS and HVLDMOS manufactured by Ampleon, type: BLC9G22LS-160VT [35] and BLC10G22LS-240PVT [36] placed in the RF circuit containing the Doherty amplifier. Both these transistors are characterized by high efficiency and excellent thermal stability [35,36]. Both the transistors are capable of operating with a load mismatch corresponding to a standing wave ratio VSWR = 10:1 (perfect match is 1:1). The manufacturer’s declared value of thermal resistance between the junction and the case Rthj-c of these transistors is 0.47 K/W [35] and 0.35 K/W [36], respectively.
At typical application of the considered transistors are RF power amplifiers for base stations and multi carrier applications in the 2110–2200 MHz frequency range. Some data given by the manufacturer on RF characteristics of the considered transistors was obtained for the test signal characterized by: 2-carrier W-CDMA; 3GPP test model 1 with 64 DPCH; PAR = 8.4 dB at 0.01 % probability on the CCDF; f1 = 2112.5 MHz; f2 = 2117.5 MHz; f3 = 2162.5 MHz; f4 = 2167.5 MHz. RF performance is obtained at VDS = 28 V; IDq = 1600 mA; TC = 25 °C; in a water-cooled class-AB test circuit. In such conditions, the following typical values of parameters are obtained [36]:
  • Power gain Gp = 18.5 dB at the dissipated power PL = 60 W;
  • Drain efficiency ηD = 27%;
  • Input return loss RLin = −14 dB;
  • Adjacent channel power ratio (5 MHz) ACPR5M = −30 dBc.
The cases of the investigated transistors are shown in Figure 1.
Both the transistors have gold-plated terminals, which, according to the experience of one of the companies producing electronic equipment, has a significant impact on the quality of SMT (Surface Mount Technology) [37]. The area of the thermal pad (transistor sources) is 201.88 mm2 for both the transistors. The tested transistors are mounted on the PCB shown in Figure 2.
This PCB has the dimensions of 245 × 280 mm. The PCB laminate has 12 conductive layers of the thickness 75 µm (internal layers) or 100 µm (outer layers). The insulation layers are 75 µm thick. On the PCB there are two PA circuits containing 2 pairs of LDMOS and HVLDMOS transistors, which are marked on the main page (top) of the PCB. The BLC9G22LS-160VT and BLC10G22LS-240PVT transistors are part of the transceiver TRX, where they are placed in the PA. They play the role of an amplifier in the Doherty amplifier. They are assembled in the SMT process. There are pockets in the printed circuit board in the place where each transistor is mounted. The pocket dimensions in the PCB laminate are: x = 21 mm (max 21.6 mm), y = 10.15 mm (max 10.4 mm), and depth = 1.63 mm. The area of the pocket is only 11.12 mm2 larger than the area of the transistor source soldered to the pocket.
As mentioned in the Introduction, one of the applications of power transistors in RF circuits is the Doherty amplifier. In the tested modules, the considered transistors work in such amplifiers. The main amplifier, called the carrier signal amplifier (Main or Carrier), is connected to the peak amplifier (Peak). Connecting these amplifiers requires that the amplitudes of the signals from both the outputs are in the appropriate phase with regard to each other, which is ensured by the use of additional phase shifters on the inputs and outputs [4]. The phase change introduced by the impedance inverter is compensated for at the input of the peak amplifier. The load is connected to the main amplifier via an impedance inverter, which is typically a quarter-wave transmission line. In this way, only the Main amplifier works at a low signal level, up to 13 dBm—amplifier classes A and AB [3]. In the Doherty range, from 23.5 to 32 dBm, the two amplifiers generate power at a higher level. This means that the Peak amplifier goes from the switched off state to the correct operation in class C [3].

3. Solder Process

According to the IPC-610 [24] standard, 30% of the total area of voids cannot be exceeded, and the additional criterion is the limitation to the maximum of 8% of the individual empty space under the soldering surface of the investigated RF power transistors. In order to control both the indicators, 100% production of such modules undergoes the X-ray test [38] with the X-ray DAGE system: XD7600NT. This test detects any errors in the SMT process, such as voids in the soldering process or short circuits. The examples of the results of such measurements are presented in Figure 3.
The presented results are for the transistors soldered in such a way that at least one of the requirements related to the size of the void is not satisfied. In Figure 3a, the total void size is 18%, but the individual void size is as high as 12.7%. On the other hand, the largest total surface not covered with the solder is shown in Figure 3b. In this case, both the overall void area exceeds 30% and the individual largest void is 9.6%. An important observation is that the presence of voids occurred in the case of gold-plated transistors. For the other models of transistors with silver coating of the leads mounted on other PA modules no process problems were observed.
For the presented examples of the process defects, a cross-section was made, also presented in Figure 3. As a result of the cross-sectional cutting of the transistor by the area of voids occurrence, 8 regions can be distinguished. Regions 1–3 are for the solder layer of the transistor source. In the photo, there are solder voids (region 1) visible, which were previously localized by performing an X-ray test.
In order to illustrate the problem of a high number of voids in the produced modules, some information about the production process is collected in Figure 4. This figure presents the qualitative results and the level of such process errors for the discussed power transistors [35,36] installed in the described electronic modules.
Figure 4 presents values of the quality index in the successive months, the yield [38], related to the level of occurrence of empty individual spaces in relation to the production level. It was compared with the yield level associated with the occurrence of short-circuits on the transistors, also appearing in the SMT assembly process. It can be noticed that regardless of the registered number of modules tested using X-ray (blue bars in Figure 4) in each month from 20 January to 21 February, the permissible value of voids was exceeded. Products with such process defects accounted for 8% to even 34% of the production batch (red line in Figure 4). This proves that the void level indicator was not sufficiently controlled in the discussed period.
At the same time, for the same number of samples measured in the X-ray test, the level of short-circuits on the assembled RF power transistors was recorded. In this case, the results remained stable and indicated that less than 1% of the products made in individual batches required a rework process (black line in Figure 4). Figure 4 shows that the presence of voids that did not meet the criteria described above affected the quality of soldering much more than the occurrence of short circuits. Thus, it is the main procedural problem. At the same time, it is important to check the risk of voids for the operation of electronic modules.
Due to the fact that it is not known how the power devices behave when the above-described limits of non-soldered surfaces are exceeded, and it is not known how the operating temperature of these devices is distributed with the release of the set power, it is necessary to measure thermal parameters. They will allow estimating the operating conditions of the system in the natural working environment. It is necessary to determine whether the emerging voids under the soldered power devices have an influence on the service life of the component and therefore the whole module. This knowledge will help determine the risk of complaints on the manufactured products and also determine the acceptable ranges of the dimensions of void spaces of the soldered elements also for new products.
Based on the Quality House analysis [39], it was found out that the values of thermal parameters of the transistors included in the analyzed system are significantly important. The next section presents the results of the measurements of these parameters for selected test circuits containing the investigated transistors.
For testing, 4 PCBs were selected, on which the tested transistors were mounted in the manner shown in Figure 5. On each PCB there were 2 transistors of the BLC9G22LS-160VT type marked with the symbols TR2_B and TR4_B and 2 transistors of the BLC10G22LS-240PVT type marked with the symbols TR1_A and TR3_A.
For each of the transistors, the level of voids was measured using the X-ray Dage [38]. The selection of the obtained results of such measurements is shown in Figure 6.
As can be seen in Figure 6, the measured total void area in the soldering area is 15.3% and the largest individual void is 8.7%. It is marked red in Figure 6. This is an example, where the customer’s imposed maximum 8% of the individual void size in the soldering area was exceeded.
The measured values of the total voids and the largest individual voids for each transistor are summarized in Table 1.
As can be seen in Table 1, the total void values range from 8.7% to 30.6% for the BLC10G22LS-240PVT transistor and from 9.9% to 21.1% for the BLC9G22LS-160VT transistor. The largest individual void ranges from 2.4% to 12.7% for the BLC10G22LS-240PVT transistor and from 2.9% to 11.7% for the BLC9G22LS-160VT transistor, respectively.

4. Measurement Method and Set-Up

In order to check if there is an influence of void spaces on thermal parameters of power transistors, values of their thermal resistance Rth were measured. According to the classical theory [40], thermal resistance between the semiconductor die and the surroundings Rth is the sum of thermal resistance Rthj-c between the semiconductor die and the case and thermal resistance Rthc-a between the case and the surroundings. The first of these components depends on the quality of the assembly process of the semiconductor die in the case and the case construction [41]. The other component depends on the external cooling system and the mounting method of the RF power transistor [20,22].
The indirect electrical method described in [42] was used to measure thermal resistance Rth. This method requires the inclusion of the tested transistor in a special measuring system and periodic switching of the transistor’s drain current. This measurement can be performed only for the transistor, which is not connected to a special application circuit. In order to determine the value of thermal resistance Rthj-c, it is necessary to measure the junction temperature of transistor Tj at a predetermined value of temperature of the case TC. The stability of this temperature is ensured by placing the tested transistor on a cold plate, which is a part of the forced liquid cooling system of this transistor.
For the considered transistors mounted on the tested PCBs, values of thermal resistance Rthc-a were measured using the measuring set-ups shown in Figure 7. These systems allow separating the power of the fixed value in the tested transistors and measuring the case temperature TC in the steady state using an IR camera.
Both the set-ups enable power supply of the tested transistors in such a way that it is possible to generate enough power in them to significantly increase their junction temperature. The transistor’s operating point coordinates are measured with voltmeters V1, V2 and an ammeter A1. At the set voltage VGS and voltage VDS with flowing current ID in the tested transistor, power PD is dissipated. As a result of self-heating, the junction temperature of the tested transistors Tj and the case temperature TC increase. The temperature TC is measured with an IR camera. On the basis of the measured temperature TC and the information about the reference temperature Ta, also indicated by the IR camera, thermal resistance Rthc-a is determined using the formula:
R thc - a = T C T a P D
The unit of thermal resistance is K/W.
The circuit shown in Figure 7a is prepared to measure Rthc-a of the BLC9G22LS-160VT transistor, and in Figure 7b of the BLC10G22LS-240PVT transistor. The view of the test stand is shown in Figure 8.
The following measuring instruments were used for the measurements: the Agilent E3645A series power supply, the Agilent E3633A series power supply and the Optris IR camera and the Optris PI connect software [43]. The measuring systems together with the IR camera were placed in a specially prepared chamber, isolating it from the external factors, such as blasts of air or sunlight. This allowed to minimize the measurement error and stabilize the ambient temperature during the measurements.
In order to measure thermal resistance Rthc-a, these transistors were controlled by the voltage source E1 and voltage VGS was measured with the voltmeter V1. The drain current ID was controlled by the current source G2. The transistor output voltage VDS was measured with the voltmeter V2. It should be noted that the BLC10G22LS-240PVT transistor includes two LDMOS dies [36]. In the measurement system, one of the gates was disconnected and the flow of the drain current ID was possible due to the diode present in the die and marked in Figure 7b.
During the measurements, the tested transistor should be properly controlled in order to dissipate power PD in it. The value of this power should be sufficient to obtain an increase in the transistor case temperature above the ambient temperature exceeding 40 °C. As a result, the measurement error of thermal resistance Rth did not exceed a few percent [44].
The visible difference between the ambient and case temperatures of the transistor allowed determining Rthc-a from the Formula (2). For each of the transistors, two measurements of Rthc-a were made at two different power values.
It should be added that setting the transistor’s operating point at the given electrical parameters is a time-consuming process, because the thermally steady state is obtained after the time often exceeding 30 min, and sometimes even up to 1 h. From the thermographs obtained using the IR camera, apart from the temperature in the hottest point on the transistor case, the information about the temperature distribution along the cross-section of the transistor case was also obtained. This was to check the effect of selecting a point on the case where the TC value was measured on the obtained Rthc-a values. It was also checked whether the changes in the temperature TC distribution depend on the void level, which was previously measured for the tested transistors.

5. Results of Measurements

The tests were carried out for four modules described as PCB1, PCB2, PCB3, and PCB4. Each of them contained two pairs of the investigated transistors. First, indirect measurements were made with an electrical method and then with an optical method.
The measurements of transient thermal impedance Zth(t) and thermal resistance Rth of the BLC9G22LS-160VT transistor mounted on a heat exchanger of the dimensions 150 × 70 × 10 mm in a forced cooling system [45] were performed using the indirect electrical method. This method was described, inter alia, in the paper [42] and the measuring system used in the paper [45]. The measurements were made with free cooling (the pump was turned off in the cooling system) and forced cooling (the pump was turned on in the cooling system). The investigated transistor mounted on the heat exchanger is shown in Figure 9, and the obtained results are shown in Figure 10 and Figure 11. During the measurement, the tested transistor gave off the power equal to 21.5 (blue line and red line) and 41.5 W (black line).
Figure 10 shows that the steady state Zth(t) value of about 5.2 K/W was obtained with free cooling and the steady state was obtained after about 6000 s. In turn, with forced cooling the steady state occurred after about 100 s and the steady state value of Zth(t) was approximately 2.6 K/W. With forced cooling, it can be seen that doubling the power dissipated in the transistor caused a decrease in the thermal resistance value by only 0.5%. It is also worth noting that the waveforms Zth(t) determined for both the cooling conditions in the time range t < 5 s are practically indistinguishable. Therefore, it can be concluded that this part of the waveform Zth(t) describes the heat transfer from the semiconductor die to the cold plate.
Simultaneously with the measurements performed with the indirect electrical method, the case temperature of the tested transistor was measured with the use of a pyrometer. Based on the obtained measurement results, values of thermal resistance between the transistor die and the surroundings Rthj-a and between the case and the surroundings Rthc-a were determined for both the considered sets of cooling conditions. These results are shown in Figure 11. The difference between the mentioned parameters for both the sets of cooling conditions is about 1.1 K/W and corresponds to the thermal resistance between the die of the transistor and its case Rthj-c. It is more than twice the value declared by the manufacturer.
Using the measurement method described in Section 4, the temperature of the transistor case was measured with the IR camera for selected power values. For example, the temperature distributions on the surface of the case of the investigated transistor are shown in Figure 12 and Figure 13. In these figures, the image from the IR camera is presented in its upper part. The areas with a higher temperature are lighter than those showing a lower temperature. Additionally, the temperature control lines were introduced through the transistor’s longitudinal section. At the bottom of the thermograph there is a graph of the temperature distribution: in area 1—blue line; and the transistor cross-section—green line. On the bottom line of the application, one can also read the reference temperature.
The measurements, the result of which are shown in Figure 12, were performed with the power dissipation equal to about 6.74 W, and in Figure 13 with the power of PD = 21 W. The temperature TC of the measured area was determined as the average value obtained from the measurements with the IR camera.
In Figure 12, the case and reference temperature difference is ∆T = 20 °C. Under such conditions, Rthc-a = 2.97 K/W. For the BLC9G22LS-160VT transistor, the lowest Rth value is 1.86 K/W at power PD = 7.1 W (for the TR2_B transistor in the PCB3 module), while the highest Rth = 3.65 K/W was recorded for the TR4_B transistor in the PCB4 module. The difference between the highest and the lowest value of Rth is ∆Rth = 1.79 K/W, which is 32% of the mean value of Rth = 2.76 K/W.
For the BLC10G22LS-240PVT transistor measurements, the lowest Rth value measured was 2.03 K/W with power PD = 21.67 W for the TR3_A in the PCB2. The highest value of Rth was 2.69 K/W for the TR3_A transistor of the PCB4 module at power PD = 21.51 W. The changes in the Rth value were therefore ∆Rth = 0.66 K/W. This represents a 14% change in the Rth value compared with the average value of 2.36 K/W.
The distribution of the obtained results of the measurements of thermal resistance Rthc-a for all the tested transistors for both power values is shown in Figure 14.
For the described operating conditions (Ta = 29.5 °C and the dissipated power PD = 22.5 W) when measuring Rth for the BLC9G22LS-160VT transistor, the lowest value was noted for the TR2_B transistor in the PCB2 module. It is Rth = 1.98 K/W. The highest value of Rth = 2.9 K/W was determined for the TR2_B transistor in the PCB4 module. In relation to these values, the maximum difference Rth in the measured transistors was as high as ∆Rth = 0.92 K/W. This is as much as 19% of the deviation from the average value of the measurements of 2.44 K/W. It should be noted that the maximum deviation Rth was obtained during the measurements for the TR2_B transistors in the tested modules.
The noticeable differences between the values of thermal resistance of each transistor may be caused by the following factors:
  • Varying the size of voids in the soldering area;
  • An influence of the distance between the tested transistors and the PCB edge or the differences in the distribution of copper on the PCB in the vicinity of the tested transistors;
  • Differentiation in the quality of the transistors manufacture resulting in differentiation of their thermal properties.
One can see in Figure 14a that for the BLC10G22LS-240PVT transistor, a change in the power dissipated caused an average decrease in the Rth value by 0.5 K/W. For the transistor BLC9G22LS-160VT (Figure 14b), the changes in Rth at different power values were different depending on the tested module and the position of the component on the PCB.
It is worth noticing that the Rthc-a values measured by the indirect electrical method were 4 and 1.5 K/W for free and forced cooling, respectively. Comparing these results with the results presented in Figure 14, it can be observed that the PCB, to which the considered transistors were mounted, ensured a more efficient heat removal to the surroundings than the heat sink shown in Figure 9 operating in the free cooling mode. This proves a very good design of the tested PCB in terms of its effective cooling.
The statistical considerations presented in the further part of this article will show whether the changes in Rth depend on the number of void spaces in the area of the transistor soldering. Another interesting question is how, apart from the dissipated power PD, changes in the case temperature TC are also affected by the voids [46].
From the temperature value distribution through the transistor cross-section (Figure 15), three temperature values were determined: Temp1, Tmin, and Temp2. For each value of the temperature thus measured, three Rth values are determined, respectively, denoted as RthT1, RthTmin, and RthT2. The distribution Rth along the cross-section of the BLC10G22LS-240PVT transistor is shown in Figure 16.
The data presented in Figure 16 shows that the value of thermal resistance Rth undergoes significant changes depending on the point in the cross-section of the transistor case, where temperature TC is determined. The highest values of the temperature described as T1 were measured in the vicinity of the application of the supply voltage VDS. This is not important with the highest RthT1 value for each of the transistors in each module. In the middle of the transistor case, one can see a visible drop in temperature described as Tmin. In the vicinity of the output of the other transistor, an increase in temperature defined as T2 was observed again. However, T2 < T1, hence also RthT2 < RthT1. Changes in the Rth value determined for various points on the surface of the transistor case differed from each other by up to 10%.

6. Influence of Thermal Parameters on the Lifetime

Temperature changes affect the lifetime of electronic circuits. This lifetime is related both to the lifetime of elements used to build electronic modules and to the degradation time of solder joints.
In order to check the strength of solder joints and their degradation during the life of the devices, tests of electronic modules are performed in the properly established thermal cycles. As it is presented in [47], brazed joints are a subject to stresses resulting from thermal cycles and constant elevated temperatures (from 40 to 70 °C) during the normal operation of electronic modules, which leads to thermomechanical fatigue and the formation of intermetallic compounds. From the tests carried out by the authors of the cited paper on PV modules, the strength of solder joints at the operating temperatures of 85, 95, and 105 °C was tested in 15 min cycles [47]. The series resistance values of the PV cell obtained from the three temperature zones made it possible to calculate the activation energy for the degradation of the solder joint. The beneficial effect of Ag in the solder material in the mitigation of the solder degradation is also illustrated. The analyses show that the temperature at the ends of electronic components has a significant impact on the service life of the solder joint [48]. The strength of solder joints is also related to the size of the component. The graph of the risk of a solder joint failure due to the component size and the temperature value is shown in Figure 17.
As it is visible, the risk of damaging the soldering joint decreases with a decrease in temperature and with an increase in the component size. This relation is a result of an increase in thermal capacitance of the component with an increase in its size.
In the case of the considered RF power transistors [35,36], such a temperature, which has a significant impact on the life of the joint, is achieved with the continuous operation of the transistors and the power dissipated, depending on the type of a transistor, from 20 to 25 W without forced cooling and thermocouples. Setting the transistor’s operating point at PD = 22 W illustrates the real nature of heating of the power devices in the environment in which they must operate in a typical application.
The junction temperature of the transistor, according to the Formula (1), varies linearly with the increasing power. The slope of line Tj (PD) is equal to the value of Rth. Thus, it is the highest for the highest Rth values.
The changes in Tj caused by power PD dissipation at a fixed Rth value have a significant impact on the transistor lifetime [49,50]. According to the Arrhenius formula [51], the lifetime τ to failure of a transistor is described by the formula [52]
τ = τ 0 exp ( E a k ( 1 T j 1 T 0 ) )
where Ea is the activation energy of the damage process, k is the Boltzmann constant, and τ0 is the lifetime of the transistor operating at temperature T0.
In order to determine the value of τ, aging tests should be performed to determine the value of parameter τ0. In this study, the lifetime reduction factor is determined by determining the value of the quotient τ/τ0. In the calculations, the value of the activation energy of the damage process Ea equal to 1 eV was assumed.
Since the value of Tj depends on thermal resistance Rth and power PD, the relationship τ/τ0(PD) was determined for parameters Rthmin, Rthmax, and Rth_average for both the tested transistors. These parameters were equal to the minimum value, the maximum value, and the average value of thermal resistance, respectively. The results for the BLC10G22LS-240PVT transistor are shown in Figure 18.
It can be seen from Figure 18 that, regardless of the Rth value, with an increase in the dissipated power PD, the lifetime sharply shortens, and the quotient τ/τ0 decreases as much as 10 times with an increase in the power from 1 to 10 W. At the power value of 30 W this time is reduced even 1000 times. For both the transistors it is clearly visible that for the highest values of Rth = Rthmax the changes in the value of τ/τ0 are the biggest.
Apart from the dependence τ/τ0(PD), the relationship τ/τ0(Rth) was determined. These characteristics were calculated for several values of the dissipated power equal to 8.5, 22, and 44 W and they are shown in Figure 19. One should pay attention to the slope of the characteristics and thus changes in the value of the quotient τ/τ0 especially at intervals, where there are actual Rth values of both the transistors.
For the BLC10G22LS-240PVT transistor, the measured value Rth under the same conditions range from 2.1 to 3.1 K/W. For such a range of Rth values with power PD = 22 W and Tj about 80 °C, the changes of ∆τ/τ0 were 19.7 times. This proves that the lifetime in the discussed range of Rth changes with the given parameters shortens from 2.6 to 19.7 times. As for the BLC9G22LS-160VT transistor, there appeared similar dependences. For the measured Rth values of this transistor in the range from 1.9 to 3.2 K/W, the changes of τ/τ0 were from 5.5 to even 50.7 times.
Using the measurement results presented in Figure 14, the statistical distribution of the results of thermal resistance Rth is also checked for the transistors TRA and TRB [24,37] with the dissipated power PD ≤ 10 W and PD ≥ 20 W. From the obtained distributions it can be observed that in terms of measuring thermal resistance Rth under the described operating conditions both the transistors have similar properties, as shown in Figure 20.
The results of the measurements of thermal resistance Rth presented in Figure 20 show that it does not statistically depend on the tested transistor types. Its value depends on the power dissipated by these transistors. For the transistor TRA with PD ≤ 10 W, the median of the measured Rth values is 2.93 K/W, and for the transistor TRB type it is 2.99 K/W. For PD > 20 W the values of Rth are even 20% lower than for PD < 10 W. The values of the median of the measured Rth are presented in Table 2.
From the results of the measurements presented in Table 2 it can be seen that in the tested cases, for both the types of transistors, a two-fold increase in the dissipated power from 10 to 20 W caused a decrease in the Rth value by 15%.
In order to determine how the gaps in the solder affect the parameters of the tested RF power transistors [24,37], including the value of thermal resistance and the internal temperature of the component, the 6 Sigma methodology and the Quality House analysis [39] were used. The Minitab tool includes a “Transfer Function Identification” function that allowed us to create a matrix graph showing the relationship between selected parameters. The matrix shows how the indicators depend on each other. The degree of dependence is presented by the correlation coefficients on the scale from 0 to 1, which determines whether there are statistical relationships between the parameters under consideration or not. The correlations values exceeding 0.7 [53] indicate a significant influence of one quantity on another.
It was checked whether the value of resistance Rth depends on the area of the void. In none of the cases for both the TRA and TRB transistors the effect of the individual and total void sizes on the Rth value approached the level of 0.7. The highest correlation value found was only 0.18, tested for the TRB transistor. This level of correlation is so low that it can be concluded that the Rth value does not depend on the individual or total void value. Similarly to the determined value of Rth, the components influencing the value of thermal resistance resulting from the Formula (2), i.e., the value of the temperature emitted on its case, do not depend on the measured values of the void areas in the solder joint.
Hence, when analyzing the obtained results, it was found out that there was no statistical influence of the total and individual void areas on the obtained values of thermal resistance of the tested transistors. Consequently, the size of the voids does not affect the lifetime of the tested transistors.
Although no direct correlation was found between the size of the total or individual voids and thermal resistance Rth and the junction temperature of transistor Tj, it was shown that transistors of the same type can significantly differ in thermal parameters (even by 25%). The discrepancy between the values of thermal resistance Rth in the BLC10G22LS-240PVT and BLC9G22LS-160VT transistors is reflected in their lifetime, especially in the high-power range. From the curves shown in Figure 18, you can see how drastically the lifetime of these components decreases along with the power dissipated. For the tested modules with PD > 15 W, this lifetime decreases even several hundred times. The observed differences in Rth values reach even 40% and may indicate the existing risk of damaging some components before the deadline provided by the manufacturer. To determine the absolute lifetime, additional aging tests, which were not part of the performed measurements and analyses, should be performed.

7. Conclusions

This article analyzes selected problems related to the impact of the quality of a soldering process of RF power transistors on multilayer printed circuit boards on the efficiency of the dissipation of heat generated by these transistors. The considerations were carried out for power LDMOSFETs operating in the Doherty amplifiers. Various solutions of the cases of the transistors and a different manner of their mounting on the PCB were considered.
Thermal parameters of these transistors were measured for many transistors mounted on identical multilayer PCBs. The performed measurements included the determination of thermal resistance between the case and the surroundings, and the non-uniformity of temperature distribution on the surface of these transistor cases. The obtained measurement results were compared with the results of the measurements made by the indirect electrical method for one of the considered transistors operating in the forced liquid cooling system. It was shown that for all the tested transistors, the tested PCB ensures more effective cooling than a heat-sink in the form of an aluminum block of the dimensions 150 × 70 × 10 mm.
Thermal parameters were measured for each of the tested transistors and additionally, X-rays of the soldered joints were taken. Based on the obtained images, the area of the total and individual voids under each transistor was determined. The obtained values change in a wide range. The results of the measurements of thermal resistance Rth were compared with the determined void values and it was found out that there was no correlation between these values. This is inconsistent with the common opinion given in the literature that increasing the surface area of the void causes worsening in the heat removal efficiency of the transistors. The 6 Sigma method was used to statistically check whether there was indeed a correlation between the above-mentioned quantities. This analysis showed no correlation between the considered parameters. It was also shown that an influence in the dissipated power causes a decrease in thermal resistance. For the transistors of the same type mounted in the same PCB in the same mounting process, very big differences in the measured values of thermal resistance were obtained. They were equal even to 20%.
It was also shown that the quality of the assembly, characterized by the Rth value, has a decisive influence on the lifetime of the components under consideration. Changing this parameter by only 10% causes even a several time change in the lifetime of these elements.
The risk associated with the SMT process and the manufactured product was estimated in terms of the soldering quality requirements, product specifications, and the assumptions related to its use. The compliance of the parameters of power transistors with the specification and the main functional assumptions of the manufactured product was verified.
The activities related to the described validation of the influence of voids on the lifetime of the module may also allow defining the acceptable limits of unsoldered areas for subsequent, newly introduced products. It was shown that the information obtained using X-ray imaging cannot give the proper information concerning the estimated lifetime of the mounted devices. A better solution is to measure the device thermal resistance. The further work by the authors will be focused on investigating the correlation between the parameters characterizing the soldering process and the reliability of RF transistors.

Author Contributions

Conceptualization, K.G.; methodology, K.G. and P.P.; validation, K.G. and W.K.; investigation, W.K. and K.G.; writing—original draft preparation, W.K. and K.G.; writing—review and editing, K.G., W.K. and P.P.; visualization, W.K. and K.G.; supervision, K.G. All authors have read and agreed to the published version of the manuscript.

Funding

This project was financed within the program of the Ministry of Science and Higher Education called “Regionalna Inicjatywa Doskonałości” in the years 2019–2022, under project number 006/RID/2018/19 and with a sum of financing 11 870 000 PLN.

Institutional Review Board Statement

Not applicable.

Informed Consent Statement

Not applicable.

Data Availability Statement

Data available by request.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Schwebert, B. The RF Power Amplifier, Part 1: Functions. 28 July 2020. Available online: https://www.analogictips.com/rf-power-amplifier-part-1-functions-faq (accessed on 13 June 2022).
  2. Schwebert, B. The RF Power Amplifier, Part 2: Considerations. 20 March 2018. Available online: https://www.analogictips.com/rf-power-amplifier-part-2-considerations-faq (accessed on 13 June 2022).
  3. Colantonio, P.; Giannini, F.; Giofre, R.; Piazzon, L. The Doherty Power Amplifier. In Advanced Microwave Circuits and Systems; IntechOpen: London, UK, Chapter 6; Available online: https://www.intechopen.com/chapters/9648 (accessed on 13 June 2022).
  4. Sajedin, M.; Elfergani, I.; Rodriguez, J.; Abd-Alhameed, R.; Barciela, M.F. A Survey on RF and Microwave Doherty Power Amplifier for Mobile Handset Applications. Electronics 2019, 8, 717. [Google Scholar] [CrossRef] [Green Version]
  5. Kowalke, W.; Górecki, K.; Ptak, P. Selected problems of construction and assembly of RF circuits. Elektronika 2021, 62, 11. [Google Scholar] [CrossRef]
  6. Wang, B.; Dong, S.; Jiang, S.; He, C.; Hu, J.; Ye, H.; Ding, X. A Comparative Study on the Switching Performance of GaN and Si Power Devices for Bipolar Complementary Modulated Converter Legs. Energies 2019, 12, 1146. [Google Scholar] [CrossRef] [Green Version]
  7. Hong, S.-Z.; Chen, S.-L. ESD Design and Analysis by Drain Electrode-Embedded Horizontal Schottky Elements for HV nLDMOSs. Electronics 2021, 10, 178. [Google Scholar] [CrossRef]
  8. Balagula, R.M.; Subačius, L.; Jorudas, J.; Janonis, V.; Prystawko, P.; Grabowski, M.; Kašalynas, I. High-Frequency and High-Power Performance of n-Type GaN Epilayers with Low Electron Density Grown on Native Substrate. Materials 2022, 15, 2066. [Google Scholar] [CrossRef] [PubMed]
  9. Kovatch, J.; RF, A.M.; Bothell, W.A. 5 Steps to Selecting the Right RF Power Amplifier. Available online: https://www.arww-modularrf.com/PDFs/articles/5Steps.pdf (accessed on 13 June 2022).
  10. Aarts, A.; Kloosterman, W. Compact modeling of high-voltage LDMOS devices including quasi-saturation. IEEE Trans. Electron Devices 2006, 53, 897–902. [Google Scholar] [CrossRef] [Green Version]
  11. Chevaux, N.; De Souza, M. Comparative Analysis of VDMOS/LDMOS Power Transistors for RF Amplifiers. IEEE Trans. Microw. Theory Tech. 2009, 57, 2643–2651. [Google Scholar] [CrossRef] [Green Version]
  12. Theeuwen, S.; Mollee, H.; Heeres, R.; Van Rijs, F. LDMOS Technology for Power Amplifiers Up to 12 GHz. In Proceedings of the 2018 13th European Microwave Integrated Circuits Conference (EuMIC), Madrid, Spain, 23–25 September 2018; pp. 162–165. [Google Scholar] [CrossRef]
  13. Korta, J.; Skruch, P. Koncepcja Integracji Komory Parowej z Obudową Układów Elektronicznych w celu Zwiększenia ich Niezawodności, Akademia Górniczo—Hutnicza im; Stanisława Staszica w Krakowie, Wydział Elektrotechniki, Automatyki, Informatyki i Inżynierii Biomedycznej: Kraków, Poland, 2020. [Google Scholar]
  14. Raj, E. Systemy Chłodzenia Mikrokanałowego w Elektronice; Politechnika Łódzka: Łódź, Poland, 2013; zeszyty naukowe nr 1172, rozprawy naukowe, Z. 472. [Google Scholar]
  15. Korcala, A. Moc i Ciepło w Układach Elektronicznych, Odprowadzanie Ciepła VII, Podstawy Projektowania. Available online: https://docplayer.pl/400500-Moc-i-cieplo-w-ukladach-elektronicznych.html (accessed on 13 June 2022).
  16. Górecki, K.; Zarębski, J.; Górecki, P.; Ptak, P. Compact thermal models of semiconductor devices—A review. Int. J. Electron. Telecommun. 2019, 65, 151–158. [Google Scholar]
  17. Székely, V. A new evaluation method of thermal transient measurement results. Microelectron. J. 1997, 28, 277–292. [Google Scholar] [CrossRef]
  18. Liebhard, I.V.; John, H. A Heat Transfer Textbook, 3rd ed.; Phlogiston Press: Cambridge, MA, USA, 2008. [Google Scholar]
  19. Avenas, Y.; Dupont, L.; Khatir, Z. Temperature Measurement of Power Semiconductor Devices by Thermo-Sensitive Electrical Parameters—A Review. IEEE Trans. Power Electron. 2012, 27, 3081–3092. [Google Scholar] [CrossRef] [Green Version]
  20. Pietruszka, A.; Górecki, P.; Wroński, S.; Illés, B.; Skwarek, A. The Influence of Soldering Profile on the Thermal Parameters of Insulated Gate Bipolar Transistors (IGBTs). Appl. Sci. 2021, 11, 5583. [Google Scholar] [CrossRef]
  21. Górecki, P.; Górecki, K.; Kisiel, R.; Brzozowski, E.; Bar, J.; Guziewicz, M. Investigations of an influence of the assembling method of the die to the case on thermal parameters of IGBTs. IEEE Trans. Compon. Packag. Manuf. Technol. 2021, 11, 1988–1996. [Google Scholar] [CrossRef]
  22. Górecki, K.; Dziurdzia, B.; Ptak, P. The influence of a soldering manner on thermal properties of LED modules. Solder. Surf. Mt. Technol. 2018, 30, 81–86. [Google Scholar] [CrossRef]
  23. Górecki, K.; Ptak, P.; Torzewicz, T.; Janicki, M. Influence of a Thermal Pad on Selected Parameters of Power LEDs. Energies 2020, 13, 3732. [Google Scholar] [CrossRef]
  24. IPC Standards, Deliver on Consistency, Reliability and Quality. Available online: https://www.ipc.org/ipc-standards (accessed on 13 June 2022).
  25. Kao, H.; Hung, B.; Chin, A.; Lai, J.; Lee, C.; McAlister, S.; Chi, C. Very low noise RF nMOSFETs on plastic by substrate thinning and wafer transfer. IEEE Microw. Wirel. Compon. Lett. 2005, 15, 757–759. [Google Scholar] [CrossRef] [Green Version]
  26. Yamamoto, K.; Miyashita, M.; Maki, S.; Takahashi, Y.; Fujii, K.; Fujiwara, S.; Kitabayashi, F.; Suzuki, S.; Shimura, T.; Hieda, M.; et al. A WCDMA Multiband Power Amplifier Module With Si-CMOS/GaAs-HBT Hybrid Power-Stage Configuration. IEEE Trans. Microw. Theory Tech. 2016, 64, 1–16. [Google Scholar] [CrossRef]
  27. Nenadovic, N.; Cuoco, V.; Theeuwen, S.; Nanver, L.; Schellevis, H.; Spierings, G.; Jos, H.; Slotboom, J. Electrothermal characterization of silicon-on-glass VDMOSFETs. Microelectron. Reliab. 2005, 45, 541–550. [Google Scholar] [CrossRef]
  28. Feghhi, R.; Joodaki, M. Thermal analysis of microwave GaN-HEMTs in conventional and flip-chip assemblies. Int. J. RF Microw. Comput. Eng. 2018, 28, e21513. [Google Scholar] [CrossRef]
  29. Khlybov, A.; Rodionov, D.; Panteleev, A.; Timoshenkov, P. The Analysis of Power RF GaN Transistors Thermal Parameters in Pulse Mode. In Proceedings of the 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ELCONRUS), Saint Petersburg, Russia, 26–29 January 2021; pp. 2563–2567. [Google Scholar] [CrossRef]
  30. Wood, J.; Aaen, P.H.; Bridges, D.; Lamey, D.; Guyonnet, M.; Chan, D.S.; Monsauret, N. A Nonlinear Electro-Thermal Scalable Model for High-Power RF LDMOS Transistors. IEEE Trans. Microw. Theory Tech. 2009, 57, 282–292. [Google Scholar] [CrossRef] [Green Version]
  31. Belaïd, M. Study of impact ionization effect on power RF N-LDMOS transistor after thermal pulsed RF life test. Case Stud. Therm. Eng. 2022, 33, 101950. [Google Scholar] [CrossRef]
  32. Belaid, M.; Almusallam, A. Thermal effect on performance of N-MOSFET transistor under pulsed RF tests. In Proceedings of the 2021 27th International Workshop on Thermal Investigations of ICS and Systems (THERMINIC), Berlin, Germany, 23 September 2021. [Google Scholar] [CrossRef]
  33. Janke, W.; Kraśniewski, J. Investigation of Transient Thermal Characteristics of Microwave Transistors. Metrol. Meas. Syst. 2009, 16, 433–442. [Google Scholar]
  34. Gao, J.; Wang, S.; Wang, J. Thermal Resistance Model of Packaging for RF High Power Devices. In Proceedings of the 2020 International Conference on Microwave and Milimeter Wave Technology (ICMMT), Shanghai, China, 17–20 May 2020. [Google Scholar] [CrossRef]
  35. BLC9G22LS-160VT, Power LDMOS Transistor, Product Data Sheet. Available online: https://www.ampleon.com/documents/data-sheet/BLC9G22LS-160VT.pdf (accessed on 13 June 2022).
  36. BLC10G22LS-240PVT, Power LDMOS Transistor, Product Data Sheet. Available online: https://www.ampleon.com/documents/data-sheet/BLC10G22LS-240PVT.pdf (accessed on 13 June 2022).
  37. Welcome to Surface Mount Process. Available online: https://www.surfacemountprocess.com/ (accessed on 13 June 2022).
  38. Kowalke, W.; Górecki, K. Diagnostyka i naprawy modułów elektronicznych w trakcie procesu produkcyjnego. Przegląd Elektrotechniczny 2021, 97, 127–135. [Google Scholar] [CrossRef]
  39. Akao, Y. Development History of Quality Function Deployment. In The Customer Driven Approach to Quality Planning and Deployment; Asian Productivity Organization: Tokyo, Japan, 1994. [Google Scholar]
  40. Blackburn, D.L. Temperature measurements of semiconductor devices—A review. In Proceedings of the Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium, San Jose, CA, USA, 11 March 2004; pp. 70–80. [Google Scholar]
  41. Górecki, P.; Myśliwiec, M.; Górecki, K.; Kisiel, R. Influence of packaging processes and temperature on characteristics of Schottky diodes made of SiC. IEEE Trans. Compon. Packag. Manuf. Technol. 2019, 9, 633–641. [Google Scholar] [CrossRef]
  42. Górecki, K.; Posobkiewicz, K. Selected problems of power MOSFETs thermal parameters measurements. Energies 2021, 14, 8353. [Google Scholar] [CrossRef]
  43. Optris Infrared Cameras. Available online: https://www.optris.global/infrared-cameras (accessed on 13 June 2022).
  44. Górecki, K.; Górecki, P. The analysis of accuracy of the selected methods of measuring thermal resistance of IGBTs. Metrol. Meas. Syst. 2015, 22, 455–464. [Google Scholar] [CrossRef] [Green Version]
  45. Górecki, K.; Ptak, P.; Janicki, M.; Napieralska, M. Comparison of properties for selected experimental set-ups dedicated to measuring thermal parameters of power LEDs. Energies 2021, 14, 3240. [Google Scholar] [CrossRef]
  46. Saxena, M.M. Six Sigma Methodologies and its Application in Manufacturing Firms. Int. J. Eng. Manag. Res. 2021, 11, 79–85. Available online: https://www.indianjournals.com/ijor.aspx?target=ijor:ijemr&volume=11&issue=4&article=010 (accessed on 13 June 2022). [CrossRef]
  47. Gopalakrishna, H.; Sinha, A.; Carpenter, J.; Niverty, S.; Chawla, N.; Jordan, D.; Tamizhmani, G. Activation Energy for End-of-Life Solder Bond Degradation: Thermal Cycling of Field-Aged PV Modules. IEEE J. Photovolt. 2020, 10, 1762–1771. [Google Scholar] [CrossRef]
  48. Alam, M.S.; Basit, M.; Suhling, J.C.; Lall, P. Mechanical characterization of SAC305 lead free solder at high temperatures. In Proceedings of the 2016 15th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), Las Vegas, NV, USA, 31 May–3 June 2016; pp. 755–760. [Google Scholar] [CrossRef]
  49. Castellazzi, A.; Kraus, R.; Seliger, N.; Schmitt-Landsiedel, D. Reliability analysis of power MOSFET’s with the help of compact models and circuit simulation. Microelectron. Reliab. 2002, 42, 1605–1610. [Google Scholar] [CrossRef]
  50. Ciappa, M.; Carbognami, F.; Cora, P.; Fichtner, W. A novel thermomechanics-based lifetime prediction model for cycle fatigue failure mechnisms in power semiconductors. Microelectron. Reliab. 2002, 42, 1653–1658. [Google Scholar] [CrossRef]
  51. Wróblewski, A.K. Encyklopedia Fizyki Współczesnej; PWN: Warszawa, Poland, 1983. [Google Scholar]
  52. Gładysz, H.; Brzuszkiewicz, T.; Żukowski, A. Niezawodność Przyrządów Półprzewodnikowych; Wydawnictwo Przemysłowe WEMA: Warszawa, Poland, 1989. [Google Scholar]
  53. Tjahjono, B.; Ball, P.; Vitanov, V.; Scorzafave, C.; Nogueira, J.; Calleja, J.; Minguet, M.; Narasimha, L.; Rivas, A.; Srivastava, A.; et al. Six Sigma: A literature review. Int. J. Lean Six Sigma 2010, 1, 216–233. [Google Scholar] [CrossRef]
Figure 1. Cases of the investigated RF power transistors and their dimensions.
Figure 1. Cases of the investigated RF power transistors and their dimensions.
Applsci 12 06113 g001
Figure 2. Selected parts of the PCB on which the investigated RF power transistors are mounted.
Figure 2. Selected parts of the PCB on which the investigated RF power transistors are mounted.
Applsci 12 06113 g002
Figure 3. X-ray images of the area of the soldered joint and microscopic cross-section photos of such a joint for a big individual void (a) and many small voids (b): 1—black color means voids; 2—golden color means remnants, pollen due to the cross-section; 3—silver color—solder joint; 4—PCB layer; 5—transistor case; 6—active area of the transistor; 7—source active layer; 8—golden source electrode.
Figure 3. X-ray images of the area of the soldered joint and microscopic cross-section photos of such a joint for a big individual void (a) and many small voids (b): 1—black color means voids; 2—golden color means remnants, pollen due to the cross-section; 3—silver color—solder joint; 4—PCB layer; 5—transistor case; 6—active area of the transistor; 7—source active layer; 8—golden source electrode.
Applsci 12 06113 g003
Figure 4. Values of the quality index in selected months of production.
Figure 4. Values of the quality index in selected months of production.
Applsci 12 06113 g004
Figure 5. Arrangement of the measured transistors on the tested PCBs (a) and the zoom of this PCB (b).
Figure 5. Arrangement of the measured transistors on the tested PCBs (a) and the zoom of this PCB (b).
Applsci 12 06113 g005
Figure 6. Example of the image of solder voids in the source electrode area of the transistor.
Figure 6. Example of the image of solder voids in the source electrode area of the transistor.
Applsci 12 06113 g006
Figure 7. Set-ups for measuring thermal parameters of the BLC9G22LS-160VT transistor (a) and the BLC10G22LS-240PVT transistor (b).
Figure 7. Set-ups for measuring thermal parameters of the BLC9G22LS-160VT transistor (a) and the BLC10G22LS-240PVT transistor (b).
Applsci 12 06113 g007
Figure 8. View of the measuring stand (a) and the inside of the measuring chamber (b).
Figure 8. View of the measuring stand (a) and the inside of the measuring chamber (b).
Applsci 12 06113 g008
Figure 9. View of the tested transistor mounted on the heat exchanger.
Figure 9. View of the tested transistor mounted on the heat exchanger.
Applsci 12 06113 g009
Figure 10. Measured waveforms of transient thermal impedance of the tested transistor mounted on the heat exchanger.
Figure 10. Measured waveforms of transient thermal impedance of the tested transistor mounted on the heat exchanger.
Applsci 12 06113 g010
Figure 11. Measured values of thermal resistance of the tested transistor mounted on the heat exchanger with free (1) and forced (2) cooling.
Figure 11. Measured values of thermal resistance of the tested transistor mounted on the heat exchanger with free (1) and forced (2) cooling.
Applsci 12 06113 g011
Figure 12. Thermogram and the case temperature distribution measured for the BLC10G22LS-240PVT transistor with the dissipated power PD = 6.74 W.
Figure 12. Thermogram and the case temperature distribution measured for the BLC10G22LS-240PVT transistor with the dissipated power PD = 6.74 W.
Applsci 12 06113 g012
Figure 13. Thermogram and the case temperature distribution for the BLC10G22LS-240PVT transistor with the dissipated power PD = 21 W.
Figure 13. Thermogram and the case temperature distribution for the BLC10G22LS-240PVT transistor with the dissipated power PD = 21 W.
Applsci 12 06113 g013
Figure 14. Comparison of the measured Rth values of the tested transistors with the considered power values, BLC10G22LS-240PVT (a) and BLC9G22LS-160VT (b).
Figure 14. Comparison of the measured Rth values of the tested transistors with the considered power values, BLC10G22LS-240PVT (a) and BLC9G22LS-160VT (b).
Applsci 12 06113 g014aApplsci 12 06113 g014b
Figure 15. Method of determining the temperature values Temp1, Temp2, and Tmin from the thermogram of the temperature distribution on the transistor case.
Figure 15. Method of determining the temperature values Temp1, Temp2, and Tmin from the thermogram of the temperature distribution on the transistor case.
Applsci 12 06113 g015
Figure 16. Dependences of Rth on the case temperature for the tested transistors at PD = 8.5 W (a) and PD = 21.5 W (b).
Figure 16. Dependences of Rth on the case temperature for the tested transistors at PD = 8.5 W (a) and PD = 21.5 W (b).
Applsci 12 06113 g016
Figure 17. Influence of temperature on the lifetime of a soldered joint depending on the size of the soldered component.
Figure 17. Influence of temperature on the lifetime of a soldered joint depending on the size of the soldered component.
Applsci 12 06113 g017
Figure 18. Relative change in the transistor lifetime depending on the dissipated power PD for the BLC10G22LS-240PVT transistor.
Figure 18. Relative change in the transistor lifetime depending on the dissipated power PD for the BLC10G22LS-240PVT transistor.
Applsci 12 06113 g018
Figure 19. Relative change in the transistor lifetime as a function of thermal resistance.
Figure 19. Relative change in the transistor lifetime as a function of thermal resistance.
Applsci 12 06113 g019
Figure 20. Distribution of Rth measurement results for the TRA transistors (marked as A) type BLC10G22LS-240PVT and the TRB transistors (marked as B) type BLC9G22LS-160VT in the tested PCB1–PCB4 modules.
Figure 20. Distribution of Rth measurement results for the TRA transistors (marked as A) type BLC10G22LS-240PVT and the TRB transistors (marked as B) type BLC9G22LS-160VT in the tested PCB1–PCB4 modules.
Applsci 12 06113 g020
Table 1. Voids sizes for the investigated RF power transistors.
Table 1. Voids sizes for the investigated RF power transistors.
PCBTransistorTotal Void [%]Maximum Individual Void [%]
1TR1_A1812.7
1TR3_A8.72.7
2TR1_A13.52.9
2TR3_A15.28.7
3TR3_A30.69.6
4TR1_A122.4
4TR3_A16.98.2
1TR2_B18.911.7
1TR4_B16.87.2
2TR2_B14.42.9
2TR4_B16.69.2
3TR2_B19.98.3
3TR4_B9.95.6
4TR2_B158
4TR4_B21.18.7
Table 2. Values of the median thermal resistance Rth for the tested TRA and TRB transistors with the dissipated power PD ≤ 10 W and PD ≥ 20 W.
Table 2. Values of the median thermal resistance Rth for the tested TRA and TRB transistors with the dissipated power PD ≤ 10 W and PD ≥ 20 W.
Transistor TypeIndex Used in the AnalysisPD [W]Median Rth [K/W]
BLC10G22LS-240PVTTRA≤102.93
BLC9G22LS-160VTTRB≤102.99
BLC10G22LS-240PVTTRA≥202.46
BLC9G22LS-160VTTRB≥202.56
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Share and Cite

MDPI and ACS Style

Górecki, K.; Kowalke, W.; Ptak, P. Influence of Quality of Mounting Process of RF Transistors on Their Thermal Parameters and Lifetime. Appl. Sci. 2022, 12, 6113. https://doi.org/10.3390/app12126113

AMA Style

Górecki K, Kowalke W, Ptak P. Influence of Quality of Mounting Process of RF Transistors on Their Thermal Parameters and Lifetime. Applied Sciences. 2022; 12(12):6113. https://doi.org/10.3390/app12126113

Chicago/Turabian Style

Górecki, Krzysztof, Wojciech Kowalke, and Przemysław Ptak. 2022. "Influence of Quality of Mounting Process of RF Transistors on Their Thermal Parameters and Lifetime" Applied Sciences 12, no. 12: 6113. https://doi.org/10.3390/app12126113

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop