RADIOELECTRONIC AND COMPUTER SYSTEMS

The subject of the research presented in the article is hyper-redundant elements and FPGA devices that can be used in highly reliable digital systems (HRDS). The current work develops hyper-reliable logic elements, memory elements, and buffer elements for HRDS based on FPGAs, their simulation, and reliability assessment. Objective: to develop fault-tolerant logical elements of LUT for one, two, and three variables. Develop fault-tolerant static random access memory, D – flip-flop, and buffer element. To do a simulation in NI Multisim to validate performance and estimate complexity and power consumption. Derive formulas for assessing the reliability of the developed elements and devices and build graphs of comparison with known methods of triple modular redundancy. Methods used the introduction of redundancy in transistor level, simulation methods in Multisim, mathematical estimations of transistor number, reliability calculations. The following results were obtained: when introducing redundancy at the transistor level and using series-parallel circuits, it is necessary to at least quadruple the number of transistors. Passive-fail-safe elements and devices have been developed that can withstand one, two, and three transistor failures (errors). An assessment of their effectiveness has been conducted, showing their preference over the majority reservation. Conclusions. The synthesis and analysis of passive-fault-tolerant circuits with an ocean of redundancy, which ensures the preservation of a logical function for a given number of failures (from one to three), have been conducted. The costs are more than to maintain functional completeness in the method previously proposed by the author, but they are worth it. Despite the significantly greater redundancy compared to majority redundancy, power consumption turned out to be lower with an insignificant increase in latency. The proposed hyper-fault-tolerant FPGAs are advisable to use in critical application systems when maintenance is impossible. In the future, it is advisable to consider the issue of redundancy at the transistor level using bridge circuits.

LUT; Passive Fault-Tolerant Systems; Reliability; Redundancy

Shannon, Claude E. Von Neumann's contributions to automata theory. Available at: https://pdfs.semanticscholar.org/3903/d10dfccfe2c3e5bee9603644c9ef2a45b9e7.pdf (аccessed 18.11.2020).

Avizienis А. Fault-Tolerance: The survival attribute of digital system. Proc. of the IEEE, 1978, vol. 66, no. 10, pp. 1109-1125.

Siewiorek, Daniel P., Swarz, Robert S. Reliable computer systems: design and evaluation. Published by Digital Press, 1992. 908 p. eBook ISBN: 9781483297439.

Wali, I., Virazel, A., Bosio, A. et.al. A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores. Journal of Electronic Testing: Theory and Applications (JETTA), 2016, no. 32, pp. 147-161. DOI: 10.1007/s10836-016-5578-0.

Kharchenko, V., Siora, O., Sklyar, V. Design and testing technique of FPGA-based critical systems. 2009 10th International Conference - The Experience of Designing and Application of CAD Systems in Microelectronics. Available at: https://ieeexplore.ieee. org/document/4839839 (аccessed 28.12.2020).

Yu, Fa-Xin., Liu, Jia-Rui., Huang, Zheng-Liang., Luo, Hao., Lu, Zhe-Ming. Overview of Radiation Hardening Techniques for IC Design. Available at: https://scialert.net/fulltext/?doi=itj.2010.1068.1080. (аccessed 10.11.2020).

Redant Steven, Liégeon Emmanuel. Radiation Hardening By Design. Low Power, Radiation Tolerant Microelectronics Design Techniques. Available at: http://microelectronics.esa.int/mpd2004/DARE-ESA-MPD2004.pdf . (аccessed 15.11.2020).

Radiation-hardened space electronics enter the multi-core era. Available at: https://www.militaryaerospace.com/articles/print/volume-28/issue-6/technology-focus/radiation-hardened-space-electronics-enter-the-multi-core-era.html. (аccessed 16.11.2020).

Error Detection Or Correction Of The Data By Redundancy In Hardware (epo) Patents (Class 714/E11.054). Available at: https://patents.justia. com/patents-by-us-classification/714/E11.054. (аccessed 07.12.2020).

El-Maleh, Aiman H., Al-Yamani, Ahmad., Al-Hashimi, Bashir M. Transistor-Level Defect Tolerant Digital System Design at the Nanoscale. Available at: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.474.3844&rep=rep1&type=pdf. (аccessed 05.12.2020).

Tyurin, S. F. Retention of functional completeness of Boolean functions under “failures” of the arguments. Automation and Remote Control, 1999, vol. 60, iss. 9, part 2, pp. 1360-1367.

Tyurin, S. A Quad CMOS gates checking method. International Journal of Computing, 2019, vol. 18, iss. 3, pp. 258-264.

FPGA Architecture White Paper – Altera. Available at: https://www.altera.com/en_US/pdfs/literature/wp/wp-01003.pdf. (аccessed 30.11.2020).

SoC FPGAs. Available at: https://www.intel. com/content/www/us/en/products/programmable/soc.html. (аccessed 17.11.2020).

System in Package. Available at: https://amkor.com/technology/system-in-package/. (аccessed 18.11.2020).

SiP Products. Available at: https://www.altera.com/products/sip/overview.html. (аccessed 11.12.2020).

Logic Array Blocks and Adaptive Logic Modules in Stratix III Devices. Available at: https://www.altera.com.cn/content/dam/alterawww/global/zh_CN/pdfs/literature/hb/stx3/stx3_siii51002.pdf. (аccessed 08.12.2020).

Kenny, Ryan., Watt, Jeff. The Breakthrough Advantage for FPGAs with Tri-Gate Technology. Available at: https://www.altera.com/en_US/pdfs/literature/wp/wp-01201-fpga-tri-gate-technology.pdf. (аccessed 12.11.2020).

Understanding How the New IntelHyperFlex FPGA Architecture Enables Next Generation High-Performance Systems. Available at: https://www.altera.com/products/fpga/stratix-series/stratix10/features.html#hyperflexarchitecture. (аccessed 24.11.2020).

Carl Carmichael. Triple Module Redundancy Design Techniques for Virtex FPGAs. Available at: https://www.xilinx.com/support/documentation/application_notes/xapp197.pdf. (аccessed 7.12.2020).

Sklyar, V. Safety-critical Certification of FPGA-based Platform against Requirements of U.S. Nuclear Regulatory Commission (NRC): Industrial Case Study. Available at: http://ceur-ws.org/Vol-1614/paper_32.pdf (аccessed 7.12.2020).

Perepelitsyn, A., Illiashenko, O., Duzhyi, V., Kharchenko, V. Application of the FPGA Technology for the Development of Multi-Version Safety-Critical NPP Instrumentation and Control Systems. Available at: https://nuclear-journal.com/index.php/journal/article/view/278 (аccessed 7.12.2020).

1.6M Used Gates 0.35 µm CMOS Sea of Gates/ Embedded Array. Available at: http://pdf.eepw.com.cn/0/b2441f20b59d9a675bafe5db4cdceef5.pdf. (аccessed 29.12.2020).

Drozd, A. V., Drozd, M., Kuznietsov, M. Use of Natural LUT Redundancy to Improve Trustworthiness of FPGA Design. CEUR Workshop Proceedings, 2016, vol. 1614, pp. 322-331.

Mehta, Nikil. An ultra-low-energy, variation-tolerant FPGA architecture using component-specific mapping. Dissertation (Ph.D.), California Institute of Technology. Available at: https://feeds.library. caltech.edu/people/Mehta-Nikil/. (аccessed 27.11.2020).

Mead, Carver A., Conway, Lynn A. Introduction to VLSI Systems. Available at: http://ai.eecs.umich.edu/people/conway/VLSI/VLSIText/PP-V2/V2.pdf. (аccessed 20.11.2020).

Weibull, W. A statistical distribution function of wide applicability. Available at: https://pdfs.emanticscholar.org/88c3/7770028e7ed61180a34d6a837a9a4db3b264.pdf. (аccessed 18.11.2020).