Area efficient camouflaging technique for securing IC reverse engineering
Fig 9
XOR layout design and physical verification.
Click through the PLOS taxonomy to find articles in your field.
For more information about PLOS Subject Areas, click here.
XOR layout design and physical verification.