Jörn Hoffmann
ABSTRACT
Evolvable Hardware is a general approach to apply Evolutionary Algorithms to hardware in order to design, improve, or adapt circuits. Approaches that directly manipulate the bitstream of field-programmable gate arrays (FPGAs) had been abandoned due to the lack of well-documented bitstream formats.
Recent advancements in open source FPGA toolchains fundamentally changed the feasibility of direct bitstream manipulation yet again. Unfortunately, contemporary tools are slow and waste valuable time calling external tools.
Therefore, we present an integrated approach that combines bitstream manipulation, low-level communication, and hardware evaluation into a single framework called CoBEA. In addition, the framework allows compaction of the bitstream and direct configuration of the FPGA device without having to program flash memory. Compared to the state of the art, our framework achieves an acceleration of 130 times for FPGA reconfiguration. This allows complex hardware evolution experiments to be performed.
- Fabio Cancare, Marco D. Santambrogio, and Donatella Sciuto. 2010. A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems. IEEE. Google Scholar
Cross Ref
- Zachary Collins, Bayley King, Rashmi Jha, David Kapp, and Anca Ralescu. 2019. Evolvable Hardware for Security through Diverse Variants. In 2019 IEEE National Aerospace and Electronics Conference (NAECON). IEEE. Google ScholarCross Ref
- Robert C. Martin. 2017. Clean Architecture: A Craftsman's Guide to Software Structure and Design. Prentice Hall, Boston, MA. https://www.safaribooksonline.com/library/view/clean-architecture-a/9780134494272/Google Scholar
- Ruben Salvador. 2016. Evolvable Hardware in EPGAs: Embedded tutorial. In 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE. Google ScholarCross Ref
- Lukáš Sekanina and Richard Růžička. 2000. Design of the Special Fast Re-configurable Chip Using Common FPGA. In Proc. of Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000 (Smolenice, SK). 161--168. https://www.fit.vut.cz/research/publication/6394Google Scholar
- Adrian Thompson. 1997. An evolved circuit, intrinsic in silicon, entwined with physics. In Evolvable Systems: From Biology to Hardware. Springer Berlin Heidelberg, 390--405. Google ScholarCross Ref
- Jim Torresen, Geir Aarstad Senland, and Kyrre Glette. 2008. Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System. In 2008 NORCHIP. IEEE. Google ScholarCross Ref
- Derek Whitley, Jason Yoder, and Nicklas Carpenter. 2021. Resurrecting FPGA Intrinsic Analog Evolvable Hardware. In The 2021 Conference on Artificial Life. MIT Press. Google ScholarCross Ref
- Claire Wolf and Mathias Lasser. 2015. Project IceStorm. http://bygone.clairexen.net/icestorm/.Google Scholar
Index Terms
- CoBEA: framework for evolving hardware by direct manipulation of FPGA bitstreams
Recommendations
A multilayer framework supporting autonomous run-time partial reconfiguration
A multilayer run-time reconfiguration architecture (MRRA) is developed for autonomous run-time partial reconfiguration of field-programmable gate-array (FPGA) devices. MRRA operations are partitioned into logic, translation, and reconfiguration layers ...
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
Comparing three online evolvable hardware implementations of a classification system
In this paper, we present three implementations of an online evolvable hardware classifier of sonar signals on a 28 nm process technology FPGA, and compare their features using the most relevant metrics in the design of hardware: area, timing, power ...
Comments