Vijaya Bhaskar
ABSTRACT
Network-on-Chip (NoC) technology was introduced by incorporating the concepts of computer networks for on-chip communication. The packet based communication has advantages over conventional bus based communication architectures. In this work we explore the performance of NoC by varying the parameters of NoC like topology, injection rate, routing algorithm, traffic pattern ...etc. We compare the throughput and latency for different configurations of NoC. From the performance analysis a mesh network with 4x4 size, number of virtual channels 4, traffic pattern as tornado and routing algorithm as dimension order routing has the low latency and high throughput.
- Krste Asanovic, Ras Bodik, Bryan Christopher Catanzaro, Joseph James Gebis, Parry Husbands, Kurt Keutzer, David A. Patterson, William Lester Plishker, John Shalf, Samuel Webb Williams, and Katherine A. Yelick. 2006. The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report. TECHNICAL REPORT, UC BERKELEY.Google Scholar
- M. Bakhouya, S. Suboh, J. Gaber, and T. El-Ghazawi. 2009. Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus. In 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip. 74–79. https://doi.org/10.1109/NOCS.2009.5071447Google ScholarDigital Library
- Y. Ben-Itzhak, I. Cidon, and A. Kolodny. 2012. Delay analysis of wormhole based heterogeneous NoC. In 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel. 1–4. https://doi.org/10.1109/EEEI.2012.6376983Google Scholar
- A. V. Bhaskar and T. G. Venkatesh. 2015. A study of the effect of virtual channels on the performance of Network-on-Chip. In 2015 IEEE Student Conference on Research and Development (SCOReD). 255–260.Google ScholarCross Ref
- P. Bogdan and R. Marculescu. 2011. Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design. IEEE TCAD 30, 4 (April 2011), 508–519. https://doi.org/10.1109/TCAD.2011.2111270Google ScholarDigital Library
- W.J. Dally. 1992. Virtual-channel flow control. IEEE TPDS 3, 2 (Mar 1992), 194–205. https://doi.org/10.1109/71.127260Google ScholarDigital Library
- W.J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Design Automation Conference, 2001. Proceedings. 684–689. https://doi.org/10.1109/DAC.2001.156225Google Scholar
- William Dally and Brian Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.Google ScholarDigital Library
- M. S. Gaur, V. Laxmi, M. Zwolinski, M. Kumar, N. Gupta, and Ashish. 2015. Network-on-chip: Current issues and challenges. In 2015 19th International Symposium on VLSI Design and Test. 1–3.Google ScholarCross Ref
- W. J. Guan, W. K. Tsai, and D. Blough. 1993. An analytical model for wormhole routing in multicomputer interconnection networks. In [1993] Proceedings Seventh International Parallel Processing Symposium. 650–654. https://doi.org/10.1109/IPPS.1993.262804Google ScholarDigital Library
- Zvika Guz, Isask’har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, , and Avinoam Kolodny. 2007. Network Delays and Link Capacities in Application-Specific Wormhole NoCs. VLSI Desig 2007, 90941 (2007). https://doi.org/10.1155/2007/90941Google Scholar
- S. Hesham, J. Rettkowski, D. Goehringer, and M. A. Abd El Ghany. 2017. Survey on Real-Time Networks-on-Chip. IEEE TPDS 28, 5 (May 2017), 1500–1517. https://doi.org/10.1109/TPDS.2016.2623619Google ScholarDigital Library
- J. Hu, U. Y. Ogras, and R. Marculescu. 2006. System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design. IEEE TCAD 25, 12 (Dec 2006), 2919–2933. https://doi.org/10.1109/TCAD.2006.882474Google ScholarDigital Library
- Natalie Enright Jerger and Li-Shiuan Peh. 2009. On-Chip Networks. Vol. 4. 1–141 pages. https://doi.org/10.2200/S00209ED1V01Y200907CAC008Google Scholar
- N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, and J. Kim. 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator. In 2013 IEEE ISPASS. 86–96. https://doi.org/10.1109/ISPASS.2013.6557149Google Scholar
- A. Mello, L. Tedesco, N. Calazans, and F. Moraes. 2005. Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC. In IEEE ICSD. 178–183. https://doi.org/10.1109/SBCCI.2005.4286853Google Scholar
- M. Moadeli, A. Shahrabi, W. Vanderbauwhede, and M. Ould-Khaoua. 2007. Communication Modelling of the Spidergon NoC with Virtual Channels. In Parallel Processing, 2007. ICPP 2007. International Conference on. 76–76. https://doi.org/10.1109/ICPP.2007.28Google ScholarDigital Library
- Nan Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally. 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86–96.Google ScholarCross Ref
- N. Nikitin and J. Cortadella. 2009. A performance analytical model for Network-on-Chip with constant service time routers. In 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers. 571–578. https://doi.org/10.1145/1687399.1687506Google ScholarDigital Library
- U. Y. Ogras, P. Bogdan, and R. Marculescu. 2010. An Analytical Approach for Network-on-Chip Performance Analysis. IEEE TCAD 29, 12 (Dec 2010), 2001–2013. https://doi.org/10.1109/TCAD.2010.2061613Google ScholarDigital Library
- M. Ould-Khaoua and H. Sarbazi-Azad. 2001. An analytical model of adaptive wormhole routing in hypercubes in the presence of hot spot traffic. IEEE TPDS 12, 3 (Mar 2001), 283–292. https://doi.org/10.1109/71.914770Google ScholarDigital Library
- R. Poovendran, S. Billclinton., R. Darshan., R. Dinakar., and M. Fazil.2019. Design and analysis of a mesh-based Adaptive Wireless Network-on Chips Architecture With Irregular Network Routing. In 2019 IEEE ICSCAN. 1–6.Google Scholar
- Z. Qian, D. C. Juan, P. Bogdan, C. Y. Tsui, D. Marculescu, and R. Marculescu. 2014. A comprehensive and accurate latency model for Network-on-Chip performance analysis. In 2014 ASP-DAC. 323–328. https://doi.org/10.1109/ASPDAC.2014.6742910Google Scholar
- M. Tang, X. Lin, and M. Palesi. 2017. The Repetitive Turn Model for Adaptive Routing. IEEE Trans. Comput. 66, 1 (Jan 2017), 138–146. https://doi.org/10.1109/TC.2016.2564961Google ScholarDigital Library
- A. Vijaya Bhaskar and T.G. Venkatesh. 2021. Performance analysis of network-on-chip in many-core processors. J. Parallel and Distrib. Comput. 147 (2021), 196–208. https://doi.org/10.1016/j.jpdc.2020.09.013Google ScholarCross Ref
- Q. Xiong, F. Wu, Z. Lu, and C. Xie. 2017. Extending Real-Time Analysis for Wormhole NoCs. IEEE Trans. Comput. 66, 9 (Sept 2017), 1532–1546. https://doi.org/10.1109/TC.2017.2686391Google ScholarDigital Library
- W. Zhang, L. Hou, L. Zuo, Z. Peng, and W. Wu. 2010. A Network on Chip Architecture and Performance Evaluation. In 2010 Second International Conference on Networks Security, Wireless Communications and Trusted Computing, Vol. 1. 370–373.Google Scholar
- L. Zhu and H. Gu. 2019. A Traffic-Balanced and Thermal-Fault Tolerant Routing Algorithm for Optical Network-on-Chip. In 2019 IEEE ICOCN. 1–3.Google Scholar
Recommendations
A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Network-on-chip-based communication schemes represent a promising solution to the increasing complexity of system-on-chip problems. In this paper, we propose a new mesh-like topology called the shortly connected mesh technology (ScMesh), which is based ...
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
AbstractThe network-on-chip (NoC) has emerged as an efficient and scalable communication fabric for chip multiprocessors (CMPs) and multiprocessor system on chips (MPSoCs). The NoC architecture, the routers micro-architecture and links influence the ...
Comments