Safeen Huda
ABSTRACT
We target power dissipation in field-programmable gate array (FPGA) interconnect and present three approaches that leverage a unique property of FPGAs, namely, the presence of unused routing conductors. A first technique attacks dynamic power by placing unused conductors, adjacent to used conductors, into a high-impedance state, reducing the effective capacitance seen by used conductors. A second technique, charge recycling, re-purposes unused conductors as charge reservoirs to reduce the supply current drawn for a positive transition on a used conductor. A third approach reduces leakage current in interconnect buffers by pulse-based signalling, allowing a driving buffer to be placed into a high impedance stage after a logic transition. All three techniques require CAD support in the routing stage to encourage specific positionings of unused conductors relative to used conductors.
- C. Chiasson and V. Betz. Should FPGAs abandon the pass-gate? In IEEE FPL 2013.Google Scholar
Cross Ref
- R. Ho et al. High speed and low energy capacitively driven on-chip wires. IEEE JSSC, 43(1):52--60, Jan 2008.Google ScholarCross Ref
- S. Huda et al. Charge recycling for power reduction in FPGA interconnect. In IEEE FPL 2013.Google ScholarCross Ref
- S. Huda et al. Optimizing effective interconnect capacitance for FPGA power reduction. In ACM/SIGDA FPGA 2014.Google ScholarDigital Library
- ITRS. ITRS 2011 Report.Google Scholar
- I. Kuon and J. Rose. Measuring the gap between FPGAs and ASICs. IEEE TCAD, 26(2):203--215, Feb. 2007.Google ScholarDigital Library
- J. Lamoureux and S. Wilton. Activity estimation for field-programmable gate arrays. In IEEE FPL 2006.Google ScholarCross Ref
- D. Lewis et al. Architectural enhancements in Stratix V#8482;. In ACM/SIGDA FPGA 2013.Google Scholar
- L. McMurchie and C. Ebeling. Pathfinder: A negotiation-based performance-driven router for FPGAs. In ACM/SIGDA FPGA 1995.Google ScholarDigital Library
- A. Putnam et al. A reconfigurable fabric for accelerating large-scale datacenter services. In ACM/IEEE ISCA 2014.Google ScholarDigital Library
- J. Rose et al. The VTR project: Architecture and CAD for FPGAs from verilog to routing. In ACM/SIGDA FPGA 2012.Google ScholarDigital Library
- L. Shang et al. Dynamic power consumption of the Virtex-II FPGA family. In ACM/SIGDA FPGA 2002, 2002.Google Scholar
- T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In IEEE CICC 2003.Google ScholarCross Ref
- S. J. Wilton. Architecture and algorithms for field-programmable gate arrays with embedded memory. PhD thesis, 1997.Google Scholar
Index Terms
- Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques
Recommendations
High speed interconnect through device optimization for subthreshold FPGA
Field programmable gate array (FPGA) consumes a significant amount of static and dynamic power due to the presence of additional logic for providing more flexibility as compared to application specific integrated circuits (ASICs). The fabrication cost ...
Performance analysis of FPGA interconnect fabric for ultra-low power applications
ICCCS '11: Proceedings of the 2011 International Conference on Communication, Computing & SecurityFabrication cost of ASICs is increases rapidly for deep submicron technology. It is important to explore the different techniques to reduce the FPGA power consumption so that in future they can also be deploy in place of ASICs in portable energy ...
Low-power FinFET circuit synthesis using multiple supply and threshold voltages
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With ...
Comments