skip to main content
10.1145/2020876.2020909acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
research-article

Algorithm and hardware design of a fast intra-frame mode decision module for h.264/AVC encoders

Authors Info & Claims
Published:30 August 2011Publication History

ABSTRACT

In the Rate-Distortion Optimization (RDO) technique for video encoding, the process of choosing the best prediction mode is performed through exhaustive executions of the whole encoding process, which increases significantly the encoder computational complexity. Considering H.264/AVC intra-frame prediction there are several modes to encode each macroblock (MB). In order to reduce the number of calculations necessary to determine the best intra-frame mode, this work proposes an algorithm and the hardware design for a fast intra-frame mode decision module for H.264/AVC encoders. The application of the proposed algorithm reduces in more than ten times the number of encoding iterations for choosing the best intra-frame mode when compared with RDO-based decision, at the cost of relatively small bit-rate increase (5% in average) and image quality loss (0.2 dB in PSNR). The architecture takes 36 clock cycles to perform the intra-frame decision for one MB and it achieved an operation frequency of 130 MHz when synthesized for TSMC 0.18μm, being able to process more than 400 HD1080p frames per second. With this approach, we achieved one order-of-magnitude performance improvement compared with RDO-based approaches, which is very important not only from the performance but also from the energy consumption perspective when considering the need to improve the video encoding efficiency for battery operated devices. Compared with the best previous results reported, the implemented architecture achieve a complexity reduction of five times, a processing capability increase of 14 times and a reduction in the number of clock cycles per MB of 11 times.

References

  1. ITU-T Recommendation H.264/AVC (05/03): advanced video coding for generic audiovisual services. 2003.Google ScholarGoogle Scholar
  2. G. J. Sullivan, T. Wiegand, "Rate-Distortion Optimization for Video Compression" IEEE Signal Processing Magazine, vol. 15, pp 74--90, Nov. 1998.Google ScholarGoogle ScholarCross RefCross Ref
  3. S. B. Solak, F. Labeau, "Complexity scalable video encoding for power-aware applications", International Green Computing Conference, pp.443--449, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Jia-Ching Wang, et al. "A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction". IEEE Transactions on Circuits and Systems for Video Technology, v. 17, n. 10, pp. 1414--1422, October 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Yu-Chien Kao, et. al. "A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264/AVC Video Encoding". IEEE Asia Pacific Conference on Circuits and Systems - APCCAS, Singapore, pp. 562--565, December 2006.Google ScholarGoogle Scholar
  6. Yu-Kun Lin, et al. "A 140-MHz 94K Gates HD1080p 30-Frames/s Intra-Only Profile H.264 Encoder". IEEE Transactions on Circuits and Systems for Video Technology, v. 19, n. 3, pp. 432--436, March 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. C. C. Cheng and T. S. Chang, "Fast three step intra prediction algorithm for 4x4 blocks in H.264/AVC", IEEE International Symposium on Circuits and Systems, May 2005, vol. 2, pp.769--772.Google ScholarGoogle Scholar
  8. JM H.264 reference software version 16.2. Available at: http://iphome.hhi.de/suehring/tml/Google ScholarGoogle Scholar
  9. Video Library and Tools. Available at: http://nsl.cs.sfu.ca/wiki/index.php/Video_Library_and_Tools#1080pGoogle ScholarGoogle Scholar
  10. Altera Corporation. "Altera: The Programmable Solutions Company". Available at: www.altera.com.Google ScholarGoogle Scholar
  11. Artisan Components. TSMC 0.18μm 1.8-Volt SAGE-XTM Standard Cell Library Databook. 2001.Google ScholarGoogle Scholar

Index Terms

  1. Algorithm and hardware design of a fast intra-frame mode decision module for h.264/AVC encoders

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems design
        August 2011
        244 pages
        ISBN:9781450308281
        DOI:10.1145/2020876

        Copyright © 2011 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 30 August 2011

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        Overall Acceptance Rate133of347submissions,38%

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader