skip to main content
article
Free Access

Some open questions from PD86

Published:01 June 1986Publication History
Skip Abstract Section

Abstract

In my view this year's Physical Design Conference brought forth a number of interesting open questions. The questions involve the following three areas: active area utilization in semicustom circuits, comparison of standard cell and gate array area efficiency, and problems associated with multiple wiring layers.

References

  1. Bell, C. G., Mudge, J. C., and McNamara, J. E. Computer Engineering: A Dec View of Hardware Systems Design. Bedford, Mass. Digital Press, 1978, 42--45. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Burstein, M., Hong S. J., and Nair, R. Spatial distribution of wires in master-slice VLSI. Proceedings IEEE International Conference on Circuits and Computers, 1982, 265--269.Google ScholarGoogle Scholar
  3. Heller, W. R., Hsi, C. G., and Mikhail, W. F. Wirability--designing wiring space for chips and chip packages, IEEE Design & Test (August 1984), 43--50.Google ScholarGoogle Scholar
  4. Meyer, S. J. A constructive placement algorithm for logic arrays. Proceedings IEEE ICCD '83, 1983, 58--61.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGDA Newsletter
    ACM SIGDA Newsletter  Volume 16, Issue 2
    June 1986
    5 pages
    ISSN:0163-5743
    DOI:10.1145/15465
    Issue’s Table of Contents

    Copyright © 1986 Author

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 1 June 1986

    Check for updates

    Qualifiers

    • article
  • Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0

    Other Metrics

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader