Donald Wortzman
ABSTRACT
A novel approach to arithmetic operations in digital computers is described which combines digital and analog techniques. This is accomplished by using parallel-serial interconnections of digital/analog converters. The interconnections are under stored program control and are effected by selecting multiplexers which route the analog signals to perform various arithmetic operations. The final analog signal, which is the result of the computation is converted to digital form by means of an analog/digital converter.
Because of the extreme parallel nature of D/A Arithmetic, high computational speeds are attained, although all the circuitry is operating slowly by present digital computer standards. Using present techniques the analog nature of the computation limits the accuracy to four or five significant decimal figures. Therefore, the D/A Arithmetic Unit could not replace the arithmetic unit presently in digital computers, but could be used to solve problems or parts of problems that do not require extreme accuracy.
- Skramstad, H. K., "A Combined Analog-Digital Differential Analyzer", Proc. of EJCC, 1959. Google Scholar
Digital Library
- McLeod, J. H. and Leger, R. M., "Combined Analog and Digital Systems", Instruments and Automation, Vol. 30, pp 1126.Google Scholar
- "Applications of AD-DA Verter Systems in Combined Analog Digital Computer Operation", Pacific General Meeting of the AIEE, June '56, Paper #56-842.Google Scholar
- Leger, R. M. and Greenstein, J. L., "Simulate Digitally or by Combining Analog and Digital Computing Facilities", Control Engineering, Sept. 1956.Google Scholar
- Skramstad, H. K., Ernst, Nigro, J. P., "An Analog-Digital Simulator for the Design and Improvement of Man-Machine Systems", EJCC. Google ScholarDigital Library
- Blanyer, C. G. and Mori, H., "Analog, Digital and Combined Analog-Digital Computers for Real Time Simulation". Google ScholarDigital Library
Recommendations
A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders
A new hardware-friendly mathematical method for realizing low-complexity universal Adder cells as well as its efficient hardware implementations is proposed in this paper. This method can be used in binary logic, Multiple-Valued Logic (MVL) and ...
Comments