Kelvin Ng
ABSTRACT
In modern day digital design flow, high-level models written in C and C++ serve multiple purposes, one of which is to aid verification of register-transfer level (RTL) hardware models. These high-level models, also called system-level models (SLMs), act as reference models for hardware designs created at the RTL level. They define the correct behavior for the RTL hardware design under verification. Written in a programming language (or similar) and therefore executable, they are used extensively in both simulation-based verification and formal equivalence checking. This paper presents how SLMs fit into the different RTL verification schemes and the challenges involved in the various verification flows. Input stimulus generation based on formal verification technology is introduced as a new way to improve simulation coverage. This paper also covers other techniques engineers use to meet various challenges encountered in RTL verification.
- P. Chatterjee. Streamline verification process with formal property verification to meet highly compressed design cycle. In DAC, pages 674--677. ACM, 2005. Google Scholar
Digital Library
- E. Clarke, D. Long, and K. McMillan. Compositional model checking. In Proceedings of the Fourth Annual Symposium on Logic in computer science, pages 353--362, Piscataway, NJ, USA, 1989. IEEE Press. Google ScholarDigital Library
- F. Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, Berlin, 2005. Google ScholarDigital Library
- A. Mathur and V. Krishnaswamy. Design for verification in system-level models and rtl. In DAC, pages 193--198. IEEE, 2007. Google ScholarDigital Library
Index Terms
- Challenges in using system-level models for RTL verification
Recommendations
Design for verification in system-level models and RTL
DAC '07: Proceedings of the 44th annual Design Automation ConferenceIt has long been the practice to create models in C or C++ for architectural studies, software prototyping and RTL verification in the design of Systems-on-Chip (SoC). It is often the case that by the end of a design project, multiple C models exist for ...
Leveraging sequential equivalence checking to enable system-level to RTL flows
DAC '08: Proceedings of the 45th annual Design Automation ConferenceIt has long been the practice to create models in C or C++ for architectural studies, software prototyping and RTL verification in the design of Systems-on-Chip (SoC). It is often the case that by the end of a design project, multiple C models exist for ...
Hand-in-hand verification of high-level synthesis
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIThis paper describes a formal verification methodology of high-level synthesis (HLS) process. The abstraction level of the input to HLS is so high compared to thatof the output that the verification has to proceed hand-in-hand with the synthesis ...
Comments