M. A. Jenkins
- Businger, P., and Golub, G. H., Linear least squares solutions by Householder Transformations, Numer. Math. 7 (1965) 269.Google Scholar
Digital Library
- Forsythe, George and Moler, Cleve, Computer Solution of Linear Algebraic Systems, Prentice-Hall, Englewood Cliffs, N.Y., 1967.Google Scholar
- Golub, G. H., Numerical Methods for solving linear least squares problems, Numer. Math. 7 (1965) 206.Google ScholarDigital Library
- Jenkins, M. A., The solution of linear systems of equations and linear least squares problems in APL, IBM New York Scientific Center, Tech. Report 320--2989, June, 1970.Google Scholar
- Powell, M. J. D., and Reid, J. K., On applying Householder transformations to linear least squares problems (IFIP 68 proceedings, p. 122, North-Holland).Google Scholar
- Wilkinson, J. H., The Algebraic Eigenvalue Problem, Oxford University Press, 1965. Google ScholarDigital Library
Recommendations
Domino Free 4-Path Time-Interleaved Second Order Sigma-Delta Modulator
A domino free 4-path time-interleaved second order sigma-delta modulator is proposed. This time-interleaved scheme uses only one integrator channel along with incomplete integrator output terms to completely eliminate the quantizer domino which is a key ...
High-Speed Digital Domino Logic for Ultra-Low Supply Voltages
We present a high-speed differential clocked voltage switch logic inverter operating at ultra-low supply voltages (ULV). Simulated data for the new gate are presented and compared to modified clocked voltage switch logic (CVSL). Preliminary measurements ...
Novel static differential ultra low-voltage and high speed domino CMOS logic
CSECS'11/MECHANICS'11: Proceedings of the 10th WSEAS international conference on Circuits, Systems, Electronics, Control & Signal Processing, and Proceedings of the 7th WSEAS international conference on Applied and Theoretical MechanicsIn this paper we present a novel static differential ultra low-voltage (ULV) CMOS logic style. Simulated data for the logic style is presented and compared to related ULV logic styles and complementary CMOS gates. The proposed logic style is aimed for ...
Comments