Paper
3 May 2011 Cost and energy efficient reconfigurable embedded platform using Spartan-6 FPGAs
A. Otero, M. Llinás, M. L. Lombardo, Jorge Portilla, E. de la Torre, T. Riesgo
Author Affiliations +
Proceedings Volume 8067, VLSI Circuits and Systems V; 806706 (2011) https://doi.org/10.1117/12.887498
Event: SPIE Microtechnologies, 2011, Prague, Czech Republic
Abstract
Modern FPGAs with run-time reconfiguration allow the implementation of complex systems offering both the flexibility of software-based solutions combined with the performance of hardware. This combination of characteristics, together with the development of new specific methodologies, make feasible to reach new points of the system design space, and make embedded systems built on these platforms acquire more and more importance. However, the practical exploitation of this technique in fields that traditionally have relied on resource restricted embedded systems, is mainly limited by strict power consumption requirements, the cost and the high dependence of DPR techniques with the specific features of the device technology underneath. In this work, we tackle the previously reported problems, designing a reconfigurable platform based on the low-cost and low-power consuming Spartan-6 FPGA family. The full process to develop the platform will be detailed in the paper from scratch. In addition, the implementation of the reconfiguration mechanism, including two profiles, is reported. The first profile is a low-area and low-speed reconfiguration engine based mainly on software functions running on the embedded processor, while the other one is a hardware version of the same engine, implemented in the FPGA logic. This reconfiguration hardware block has been originally designed to the Virtex-5 family, and its porting process will be also described in this work, facing the interoperability problem among different families.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. Otero, M. Llinás, M. L. Lombardo, Jorge Portilla, E. de la Torre, and T. Riesgo "Cost and energy efficient reconfigurable embedded platform using Spartan-6 FPGAs", Proc. SPIE 8067, VLSI Circuits and Systems V, 806706 (3 May 2011); https://doi.org/10.1117/12.887498
Lens.org Logo
CITATIONS
Cited by 7 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Logic

Clocks

Control systems

Error control coding

Embedded systems

Sensor networks

Back to Top