Paper
18 June 1998 VHDL implementation of an image processor
Michael Kelly, Kenneth W. Hsu
Author Affiliations +
Proceedings Volume 3422, Input/Output and Imaging Technologies; (1998) https://doi.org/10.1117/12.311078
Event: Asia Pacific Symposium on Optoelectronics '98, 1998, Taipei, Taiwan
Abstract
This paper describes the design of a flexible, pipelined general image processor (GIP) using VHDL to model the top level design and functional blocks consisting of histogram [1,2,3,4,5,6], modification, convolution, halftone, error diffusion, and threshold. GIP was simulated to have a processing speed of 70 Mpixels/second. A four pixel wide image data path is used so a clock of 17.5 MHz can be used. Mentor Graphics tool suites were used to perform the simulation and synthesis of the design. The total number of gates in 1.2 (mu) CMOSN gate array was estimated to be 236 K gates, less than 1 million transistors.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael Kelly and Kenneth W. Hsu "VHDL implementation of an image processor", Proc. SPIE 3422, Input/Output and Imaging Technologies, (18 June 1998); https://doi.org/10.1117/12.311078
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Clocks

Convolution

Halftones

Image filtering

Linear filtering

Diffusion

RELATED CONTENT

Color halftoning by indexing the visual-optimized dot profiles
Proceedings of SPIE (September 07 1998)
New methods for digital halftoning and inverse halftoning
Proceedings of SPIE (December 28 2001)
Descreening of scanned images
Proceedings of SPIE (January 18 2010)
Data hiding for halftone images
Proceedings of SPIE (May 09 2000)
The Visibility Of Moire' Patterns
Proceedings of SPIE (October 25 1988)

Back to Top