FeFET device structure design and analysis for low power circuit applications

Mandeep Singh; Tarun Chaudhary; Balwinder Raj

doi:10.1117/12.2678161

28 September 2023 FeFET device structure design and analysis for low power circuit applications

Mandeep Singh, Tarun Chaudhary, Balwinder Raj

Proceedings Volume 12656, Spintronics XVI; 126560X (2023) https://doi.org/10.1117/12.2678161
Event: SPIE Nanoscience + Engineering, 2023, San Diego, California, United States

Conference Poster

Abstract

This paper discusses the analysis of FeFET for low-power applications. The persistent scaling of computer capacity is necessary to handle the data's rapidly rising volume and complexity. CMOS technology's opportunities are shrinking as transistor size reduction approaches physical constraints. The new nanotechnologies have ability to replace the currently used CMOS and other technologies in energy-efficient computer devices. For information systems, ferroelectric FETs (FeFETs) are a potential candidate to continue improving power consumption. The FeFET analysis is carried out by evaluating drain current, transconductance, electric field, acceptor concentrations, and electric potential. Due to their energy, area efficiency and combined logic-memory functions, FeFETs, at the edge of semiconductor technology, are capable of meeting the requirements of integrated data computer applications. The proposed FeFET device has high ON current and small OFF current. The device exhibits a sub-threshold slope of 9.3 mV/dec, and the threshold voltage of 0.26 V. The proposed structure of FeFET is designed and simulated using the Silvaco TCAD tool. Proposed FeFET devices provides high-density and low-power circuit applications and would act as a promising candidate for the scientific and research community working in this area.

(2023) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Mandeep Singh, Tarun Chaudhary, and Balwinder Raj "FeFET device structure design and analysis for low power circuit applications", Proc. SPIE 12656, Spintronics XVI, 126560X (28 September 2023); https://doi.org/10.1117/12.2678161

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available