Design and Verification of Interconnection Network in an SOI-Based FPGA

Yan Zhao; Xiao Wei Han; Li Hua Wu; Fang Yu

doi:10.4028/www.scientific.net/AMR.159.532

Paper Titles

Laser Speckle Reduction via Rotating Diffuser in LCOS Projection Display
p.510

Real-Time Video Convert System Design Based on LVDS
p.514

Measuring Parameters of SpaceWire Network
p.522

Research on Noise Sources in CMOS Image Sensors
p.527

Design and Verification of Interconnection Network in an SOI-Based FPGA
p.532

Exploring IEEE 1149.1 EXTEST for External Interconnect of a Multi-FPGA System
p.538

A Vehicle Tracking System with Measuring Traffic Parameters
p.544

Anti-Collision Algorithm for RFID Based on Dynamic Packet Query Tree
p.550

Application of TSVM Incremental Learning in Web Text Categorization
p.556

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 159Design and Verification of Interconnection Network...

Design and Verification of Interconnection Network in an SOI-Based FPGA

Abstract:

In designing an FPGA based on a 0.5 micron SOI-CMOS technology we experienced a crucial task of providing a robust programmable interconnection network to drive long-line and global signals through the entire chip. The performance and signal integrity of these signals are challenged by the variation in the process as well as the signal driving condition of the individual mapped circuits. In this paper, we focus on the design of an efficient long-line signal interconnect network targeting for high speed and low power consumption of the circuit operation in a tile-based FPGA. The design and verification of the long-line with booster in the channels and the clock network circuitry are described in details. The comparison of the simulation and measured signal timing data is reported.

You might also be interested in these eBooks

Micro Nano Devices, Structure and Computing Systems

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 159)

Pages:

532-537

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.159.532

Citation:

Cite this paper

Online since:

December 2010

Authors:

Yan Zhao, Xiao Wei Han, Li Hua Wu, Fang Yu

Keywords:

Booster, Clock Tree, Long Line

Export:

RIS, BibTeX

Price:

Permissions:

Request Permissions

References

[1] I. Kuon and J. Rose, Measuring the gap between FPGAs and ASICs, IEEE Trans. On CAD, vol. 26, no. 2, pp.203-215.

DOI: 10.1109/tcad.2006.884574

Google Scholar

[2] Safeen Huda, Muntasir Mallick, Jason H. Anderson, Clock Gating Architectures for FPGA Power Reduction, 10. 1109/FPL. 5272538 , pp.112-118 (2009).

DOI: 10.1109/fpl.2009.5272538

Google Scholar

[3] Xilinx Spartan and Spartan-XL FPGA Families Data Sheet, (2008).

Google Scholar

[4] Xilinx Spartan-3 FPGA Family Data Sheet, (2009).

Google Scholar

[5] L. Shang, A. Kaviani, and K. Bathala, Dynamic power consumption in the Virtex-II FPGA family, " in ACM/SIGDA Int, l Symp. on FPGAs, p.157–164 (2002).

DOI: 10.1145/503048.503072

Google Scholar