Clock gating architectures for FPGA power reduction | IEEE Conference Publication | IEEE Xplore