Skip to main content
Log in

Applications of Ni-based silicides to 45 nm CMOS and Beyond

  • Published:
MRS Online Proceedings Library Aims and scope

Abstract

This paper presents an overview of Ni-alloy (Ni, Ni-Pt and Ni-Ta) silicide development for the 45 nm node and beyond, including applications to self-aligned silicide (SALICIDE) processes, reaction with SiGe and strained Si on SiGe, and applications to fully silicided (FUSI) gates. Key SALICIDE issues addressed include the use of spike or low temperature rapid thermal processes (RTP) to control silicidation and junction leakage on small features, factors affecting the formation of epitaxial pyramidal NiSi2 grains, and NiSi thermal stability and agglomeration kinetics. Alloying with Pt or Ta is shown to improve thermal stability of NiSi films, although with quite different behaviors. While Pt is incorporated predominantly in solution in NiSi, Ta segregates to the surface of the films. Ni-Pt alloy silicides were also found to achieve low sheet resistance on narrow gates, low contact resistivity and low junction leakage, making them attractive for CMOS applications. For the Ni/SiGe reaction, a narrower RTP process window for low sheet resistance and a lower activation energy for agglomeration were observed when compared to the Ni/Si reaction. The lower thermal stability was correlated to Ge segregation from the Ni(SiGe) films. The Ni/doped poly-Si reaction was studied for FUSI gate applications, showing a retardation of the silicidation kinetics for high B doses and a large pile- up of dopants (for As, B or P) at the NiSi/SiO2 interface due to dopant snowplow during silicidation. The work function (WF) of NiSi was observed to shift with the addition of dopants, effect attributed to modifications of the interface dipole by the pile-up of dopants. No significant degradation was observed when comparing gate oxide breakdown statistics for Ni FUSI to conventional poly-Si gates. The process window for a FUSI gate-last process (performed after S/D Ni silicidation) was evaluated showing a potential integration problem due to possible degradation of the S/D silicide during the FUSI gate reaction.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. A. Lauwers, P. Besser, T. Gut, A. Satta, M. de Potter, R. Lindsay, N. Roelandts, F. Loosen, S. Jin, H. Bender, M. Stucchi, C. Vrancken, B. Deweerdt and K. Maex, Microelectronic Engineering 50 (2000) 103.

    Article  CAS  Google Scholar 

  2. J. A. Kittl, Q. Z. Hong, C. P. Chao, I.C. Chen, N. Yu, S. O'Brien and M. Hanratty, 1997 Symp. VLSI Tech. Digest (1997) 103.

    Google Scholar 

  3. J. A. Kittl, W. T. Shiau, D. Miles, K. E. Violette, J. Hu and Q.Z. Hong, Solid State Technology 42 (6) June 1999 (1999) 81, and (8) August 1999 (1999) 55.

    Google Scholar 

  4. J. A. Kittl, W. T. Shiau, Q. Z. Hong and D. Miles, Microelectronic Engineering 50 (2000) 87.

    Article  CAS  Google Scholar 

  5. J. P. Gambino and E. G. Colgan, Materials Chemistry and Physics 52 (1998) 99.

    Article  CAS  Google Scholar 

  6. M. Qin, V. M. C. Poon and S. C. H. Ho, J. Electrochem. Soc. 148, (2001) 271.

    Article  Google Scholar 

  7. W.P. Maszara, Z. Krivokapic, P. King, J.S. Goo and M.R. Lin, IEDM Tech. Dig., (2002) 367.

    Google Scholar 

  8. J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.L. Lee, B. A. Rainey, D. Fried, P. Cottrell, H.S. P. Wong, M. Ieong, and W. Haensch, IEDM Tech. Dig, (2002) 247.

    Google Scholar 

  9. J. A. Kittl, A. Lauwers, O. Chamirian, M. Van Dal, A. Akheyar, O. Richard, J. G. Lisoni, M. de Potter, R. Lindsay and K. Maex, Mat. Res. Soc. Symp. Proc. 765 (2003) 267.

    Article  CAS  Google Scholar 

  10. J. A. Kittl, A. Lauwers, O. Chamirian, M. Van Dal, A. Akheyar, M. de Potter, R. Lindsay and K. Maex, Microelectronic Engineering 70 (2003) 158.

    Article  CAS  Google Scholar 

  11. C. Lavoie, F. M. d'Heurle, C. Detavernier and C. Cabral, Microelectronic Engineering 70 (2003) 144.

    Article  CAS  Google Scholar 

  12. J.P. Liu, D. Miles, J. Zhao, A. Gurba, Y. Xu, C. Lin, M. Hewson, J. Ruan, L. Tsung, R. Kuan, T. Grider, D. Mercer and C. Montgomery, 2002 IEDM Technical Digest (2002) 371.

    Google Scholar 

  13. D. Mangelinck, J.Y. Dai, J.S. Pan and S.K. Lahiri, Appl. Phys. Lett. 75 (1999) 1736.

    Article  CAS  Google Scholar 

  14. M.C. Sun, M.J. Kim, J.H. Ku, K.J. Roh, C.S. Kim, S.P. Youn, S.W. Jung, S. Choi, N.I. Lee, H.K. Kang and K.P. Suh, Symp. VLSI Tech. Digest (2003) 81.

    Google Scholar 

  15. S. L. Zhang, Microelectronic Engineering 70 (2003) 174.

    Article  CAS  Google Scholar 

  16. V. Teodorescu, L. Nistor, H. Bender, A. Steegen, A. Lauwers, K. Maex and J. Van Landuyt, J. Appl. Phys. 90 (2001) 167.

    Article  CAS  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kittl, J.A., Lauwers, A., Chamirian, O. et al. Applications of Ni-based silicides to 45 nm CMOS and Beyond. MRS Online Proceedings Library 810, 99–110 (2003). https://doi.org/10.1557/PROC-810-C2.1

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1557/PROC-810-C2.1

Navigation