Abstract
Low-level sensory data processing in many Internet-of-Things (IoT) devices pursue energy efficiency by utilizing sleep modes or slowing the clocking to the minimum. To curb the share of stand-by power dissipation in those designs, ultra-low-leakage processes are employed in fabrication. Those limit the clocking rates significantly, reducing the computing throughputs of individual cores. In this contribution we explore compensating for the substantial computing power needs of a vision application using massive parallelism. The Processing Elements (PE) of the design are based on Transport Triggered Architecture. The fine grained programmable parallel solution allows for fast and efficient computation of learnable low-level features (e.g. local binary descriptors and convolutions). Other operations, including Max-pooling have also been implemented. The programmable design achieves excellent energy efficiency for Local Binary Patterns computations.
The support of Academy of Finland for project ICONICAL (grant 313467) and 6Genesis Flagship (grant 318927) is gratefully acknowledged.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Carey, S.J., Barr, D.R., Dudek, P.: Demonstration of a low power image processing system using a SCAMP3 vision chip. In: 2011 Fifth ACM/IEEE International Conference on Distributed Smart Cameras, pp. 1–2. IEEE (2011)
Dally, W.J., et al.: Efficient embedded computing. Computer 41(7), 27–32 (2008)
Debrunner, T., Saeedi, S., Bose, L., Davison, A.J., Kelly, P.H.: Camera tracking on focal-plane sensor-processor arrays
Debrunner, T., Saeedi, S., Kelly, P.H.: AUKE: automatic kernel code generation for an analogue SIMD focal-plane sensor-processor array. ACM Trans. Archit. Code Optim. (TACO) 15(4), 59 (2019)
Di Federico, M., Julián, P., Mandolesi, P.S.: SCDVP: a simplicial CNN digital visual processor. IEEE Trans. Circuits Syst. I: Regul. Pap. 61(7), 1962–1969 (2014)
Dreslinski, R.G., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T.: Near-threshold computing: reclaiming moore’s law through energy efficient integrated circuits. Proc. IEEE 98(2), 253–266 (2010)
Dudek, P., Hicks, P.J.: A general-purpose processor-per-pixel analog SIMD vision chip. IEEE Trans. Circuits Syst. I: Regul. Pap. 52(1), 13–20 (2005)
Esko, O., Jaaskelainen, P., Huerta, P., Carlos, S., Takala, J., Martinez, J.I.: Customized exposed datapath soft-core design flow with compiler support. In: 2010 International Conference on Field Programmable Logic and Applications, pp. 217–222. IEEE (2010)
Gonzalez, R.C., Woods, R.E.: Digital Image Processing. Interscience, New York (2001)
Hadid, A., Ylioinas, J., López, M.B.: Face and texture analysis using local descriptors: a comparative analysis. In: 2014 4th International Conference on Image Processing Theory, Tools and Applications (IPTA), pp. 1–4. IEEE (2014)
Hautala, I., Boutellier, J., Silven, O.: Programmable 28 nm coprocessor for HEVC/H.265 in-loop filters. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1570–1573. IEEE (2016)
IJzerman, J., et al.: Aivotta: an energy efficient programmable accelerator for CNN-based object recognition. In: Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 28–37. ACM (2018)
Jacobs, M.: Visual processing sparks a new class of processors. In: 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. ii–ii. IEEE (2015)
Krizhevsky, A., Sutskever, I., Hinton, G.E.: Imagenet classification with deep convolutional neural networks. In: Advances in Neural Information Processing Systems, pp. 1097–1105 (2012)
Leñero-Bardallo, J.A., Fernández-Berni, J., Rodríguez-Vázquez, Á.: Review of ADCs for imaging. In: Image Sensors and Imaging Systems 2014, vol. 9022, p. 90220I. International Society for Optics and Photonics (2014)
Liu, Z., Calciu, I., Herlihy, M., Mutlu, O.: Concurrent data structures for near-memory computing. In: Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures, pp. 235–245. ACM (2017)
López, M.B., Nieto, A., Boutellier, J., Hannuksela, J., Silvén, O.: Evaluation of real-time LBP computing in multiple architectures. J. Real-Time Image Proc. 13(2), 375–396 (2017)
Ojala, T., Pietikäinen, M., Mäenpää, T.: Gray scale and rotation invariant texture classification with local binary patterns. In: Vernon, D. (ed.) ECCV 2000. LNCS, vol. 1842, pp. 404–420. Springer, Heidelberg (2000). https://doi.org/10.1007/3-540-45054-8_27
Ranjan, R., Patel, V.M., Chellappa, R.: Hyperface: a deep multi-task learning framework for face detection, landmark localization, pose estimation, and gender recognition. IEEE Trans. Pattern Anal. Mach. Intell. 41(1), 121–135 (2019)
Ren, S., Cao, X., Wei, Y., Sun, J.: Face alignment at 3000 fps via regressing local binary features. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 1685–1692 (2014)
E.S.: General rule to determine if a binary number is divisible by a generic number. Mathematics Stack Exchange. https://math.stackexchange.com/users/424075/evanseverson, https://math.stackexchange.com/q/2228305. (version: 2018-04-05)
Walsh, D.: Design and implementation of massively parallel fine-grained processor arrays. Ph.D. thesis, University of Manchester, Manchester, UK (2015)
Wang, A., Chandrakasan, A.: A 180-mv subthreshold FFT processor using a minimum energy design methodology. IEEE J. Solid-State Circuits 40(1), 310–319 (2005)
Wolf, M.: CPUs. In: Wolf, M. (ed.) Computers as Components. The Morgan Kaufmann Series in Computer Architecture and Design, 4th edn, pp. 99–159. Morgan Kaufmann, Burlington (2017)
Zarándy, Á. (ed.): Focal-Plane Sensor-processor Chips, 1st edn. Springer Science & Business Media, New York (2011). https://doi.org/10.1007/978-1-4419-6475-5
Zhang, X., Liu, L., Xie, Y., Chen, J., Wu, L., Pietikainen, M.: Rotation invariant local binary convolution neural networks. In: Proceedings of the IEEE International Conference on Computer Vision, pp. 1210–1219 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Safarpour, M., Hautala, I., Bordallo López, M., Silvén, O. (2019). Transport Triggered Array Processor for Vision Applications. In: Pnevmatikatos, D., Pelcat, M., Jung, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2019. Lecture Notes in Computer Science(), vol 11733. Springer, Cham. https://doi.org/10.1007/978-3-030-27562-4_26
Download citation
DOI: https://doi.org/10.1007/978-3-030-27562-4_26
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-27561-7
Online ISBN: 978-3-030-27562-4
eBook Packages: Computer ScienceComputer Science (R0)