Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits | IEEE Conference Publication | IEEE Xplore