- citati u SCIndeksu: 0
- citati u CrossRef-u:0
- citati u Google Scholaru:[
 ]
- posete u poslednjih 30 dana:5
- preuzimanja u poslednjih 30 dana:4
|
|
|
2014, vol. 6, br. 2, str. 131-136
|
A high-throughput and low-complexity H.264/AVC intra 16×16 prediction architecture for HD video sequences
(naslov ne postoji na srpskom)
Sažetak
(ne postoji na srpskom)
H.264/AVC compression standard provides tools and solutions for an efficient coding of video sequences of various resolutions. Spatial redundancy in a video frame is removed by use of intra prediction algorithm. There are three block-wise types of intra prediction: 4×4, 8×8 and 16×16. This paper proposes an efficient, low-complexity architecture for intra 16×16 prediction that provides realtime processing of HD video sequences. All four prediction (V, H, DC, Plane) modes are supported in the implementation. The high-complexity plane mode computes a number of intermediate parameters required for creating prediction pixels. The local memory buffers are used for storing intermediate reconstructed data used as reference pixels in intra prediction process. The high throughput is achieved by 16-pixel parallelism and the proposed prediction process takes 48 cycles for processing one macroblock. The proposed architecture is synthesized and implemented on Kintex 705 -XC7K325T board and requires 94 MHz to encode a video sequence of HD 4k×2k (3840×2160) resolution at 60 fps in real time. This represents a significant improvement compared to the state of the art.
|
|
|
|
Reference
|
|
|
Atitallah, A.B., Loukil, H., Masmoudi, N. (2011) Fpga design for h. 264/avc encoder. International Journal of Computer Science, Engineering and Applications, vol. 1, no. 5
|
|
|
Diniz, C.M., Susin, A.A., Bampi, S. (2012) FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding. u: VIII Southern Conference on Programmable Logic, IEEE, str. 1-6
|
|
|
Hsia, S., Hsu, W., Chou, Y. (2012) Fast low-complexity computation and real-time architecture for H.264/AVC intra-prediction. Journal of Real-Time Image Processing, 9(4): 589-595
|
|
1 
|
Huang, Y.W., Hsieh, B.Y., Chen, T.C., Chen, L.G. (2005) Analysis fast algorithm, and VLSI architecture design for H. 264/AVC intra frame coding. IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, br. 3, str. 378-01, Mar
|
|
|
Nadeem, M., Wong, S., Kuzmanov, G. (2011) An efficient hardware design for intra-prediction in H.264/AVC decoder. u: Saudi International Electronics, Communications and Photonics Conference (SIECPC), IEEE, str. 1-6
|
|
|
Orlandic, M., Svarstad, K. (2013) An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration. u: IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), IEEE, str. 86-91
|
|
|
Orlandic, M., Svarstad, K. (2013) A high-throughput and low-complexity H.264/AVC intra 16×16 prediction architecture for HD video sequences. u: 21st Telecommunications Forum Telfor (TELFOR), str. 529-532
|
|
|
Ren, H., Fan, Y., Chen, X., Zeng, X. (2012) A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder. u: 17th Asia and South Pacific Design Automation Conference, IEEE, str. 801-806
|
|
|
Richardson, I. (2010) The H. 264 advanced video compression standard. Wiley, http://books.google.no/books?id=LJoDiPnBzQ8C
|
|
|
Xu, K., Choy, C. (2008) A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(3): 302-313
|
|
|
|
|