International Journal of Power System Operation and Energy Management

Volume 3 | Issue 1

Article 5

January 2014

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

AAMNA ANIL

Lovely Professional University, Jalandhar, Punjab, India., jaswalaamna@gmail.com

RAVI KUMAR SHARMA

Lovely Professional University, Jalandhar, Punjab, India., ravi.85jpr@gmail.com

Follow this and additional works at: <https://www.interscience.in/ijpsoem>

Part of the [Power and Energy Commons](#)

Recommended Citation

ANIL, AAMNA and SHARMA, RAVI KUMAR (2014) "A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES," *International Journal of Power System Operation and Energy Management*. Vol. 3 : Iss. 1 , Article 5.

DOI: 10.47893/IJPSOEM.2014.1113

Available at: <https://www.interscience.in/ijpsoem/vol3/iss1/5>

This Article is brought to you for free and open access by the Interscience Journals at Interscience Research Network. It has been accepted for inclusion in International Journal of Power System Operation and Energy Management by an authorized editor of Interscience Research Network. For more information, please contact sritampatnaik@gmail.com.

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

AAMNA ANIL¹ & RAVI KUMAR SHARMA²

^{1,2} Department of Electronics and Communication Engineering
Lovely Professional University, Jalandhar, Punjab, India.
jaswalaamna@gmail.com, ravi.85jpr@gmail.com

Abstract: A charge pump is a kind of DC to DC converter that uses capacitors as energy storage elements to create a higher or lower voltage power source. Charge pumps make use of switching devices for controlling the connection of voltage to the capacitor. Charge pumps have been used in the nonvolatile memories, such as EEPROM and Flash memories, for the programming of the floating-gate devices. They can also be used in the low-supply-voltage switched-capacitor systems that require high voltage to drive the analog switched. This paper includes voltage analysis of different charge pumps. On the basis of voltage analysis a new charge pump is proposed.

1. INTRODUCTION

Power consumption is one of the most crucial considerations in VLSI designing. Generally, the most common and capable method to reduce the power consumption in a digital system is to reduce the supply voltage. However, a low supply voltage can considerably reduce the quality of the circuit function. In fact, it causes a reduction in speed and noise margins in digital circuits, a reduction dynamic range of analog circuits and some difficulties in read and write operation in some types of memories such as EEPROM and Flash types.

Charge pumps are used in applications where low or high voltage than power supply are required. Charge pumps make use of capacitors as energy storage element and pump charges towards the output stage using switches to convert lower DC voltage level at the input into higher DC level voltage at the output[1]. These circuits can find application in nonvolatile memories, such as EEPROM and Flash memories, for programming of the floating gate devices.

Many of the systems- such as EEPROMS, Flash memories, power management blocks, audio and video codes, image sensor circuits and displays-require internal voltage higher than supply voltage. This internal high voltage needs to be generated on chip or in-system. The traditional approach of switch-capacitor circuit or inductor based linear regulators consumes too much power and silicon area, to justify today's shrinkage needs. An on-chip charge pump provides an excellent solution and eliminates the need for an inductor.

The implementation of DC-DC convertor in CMOS is desirable. CMOS is currently the technology of choice in low power design. The popularity of CMOS is largely due to ease in designing circuits with minimal static power dissipation [2]. A CMOS charge pump circuit, which uses both NMOS switches and PMOS switches to

eliminate the body effect, has been designed. A novel CTS control scheme which combines the backward

control scheme and the forward control scheme is to obtain high voltage gain.

The charge pump solution eliminates the need of DC/DC boost convertors and expensive low profile inductors that are required to meet the size limitations of handheld devices and cell phones.

The paper is organized as follows: Basic concept of charge pump is given in section 2. Analysis of Dickson charge pump is presented in section 3. Analysis of Static charge pump is given in section 4. Analysis of Dynamic charge pump is explained in section 5. At the end the conclusion is given in section 6.

2. BASIC CONCEPTS

A charge pump circuit provides a voltage that is higher than the voltage of the power supply or a voltage of reverse polarity. In many applications such as Power IC, continuous time filters, and EEPROM, voltages higher than the power supplies are frequently required. Increased voltage levels are obtained in a charge pump as a result of transferring charges to a capacitive load and do not involve amplifiers or transformers.[2] It is for this reason that charge pump is a device of choice in semiconductor technology where normal range of operating voltages is limited. To generate a higher voltage, the first stage involves the capacitor being connected across a voltage and charged up. The second stage includes the capacitor being disconnected from the original charging voltage and reconnected with its negative terminal to the original positive charging voltage. Because the capacitor retains the voltage across it (ignoring leakage effects) the positive terminal voltage is added to the original, effectively doubling the voltage. The output capacitor smooth's the pulsing nature of the higher voltage output. Charge pumps usually operate at high frequency level in order to increase their output power within a

reasonable size of total capacitance used for charge transfer. This operating frequency may be adjusted by compensating for changes in the power requirements and saving the energy delivered to the charge pump.

3. DICKSON CHARGE PUMP

John F Dickson proposed a voltage multiplier circuit. The MOST's in Dickson charge pump function as diodes, so that the charges can be pushed only in one direction. However the nodes of the diode chain are coupled to the inputs via capacitors in parallel so that the capacitors have to withstand the full voltage developed along the chain[3]. Two pumping clocks are used. The two pumping clocks Clk1 and Clk2 are out of phase and have a voltage amplitude V which is equal to input voltage. The value of input voltage is equal to V_{DD} . Two clocks push the charge voltage upward through the transistors through the coupling capacitors $C1-C4$. C_s is the parasitic capacitance associated with each pumping node, f is the frequency of the pumping clocks and I_{out} is the output current loading.

When CLK1 goes from low to high and Clk2 goes from high to low, the voltage at node 1 is settled to V_1 and the voltage at node 2 is settled to V_2 , where V_1 and V_2 are defined as steady-state lower voltage at node 1 and node 2. Charges are being pushed from node 1 to node 2 through MD2, MD1 and MD2 are reverse biased. The final voltage difference between node 1 and node 2 is the threshold voltage MD2[1]. The necessary condition for the charge pump to function is that V_1 must be larger than the MOST's threshold voltage V_{th} , i.e. $V_1 > V_{th}$. The voltage pumping gain for the second pumping stage is defined as the voltage difference between V_2 and V_1 .

Figure 1. A four-stage dickson charge pump.[1]

The drawback of Dickson charge pump is that the boosting ratio is 3 degraded by the threshold drop across the diodes. The body effect makes this problem even worst at high voltages[4].

4. STATIC CHARGE PUMP

MOST switches with proper on/off cycles are referred to as CTS's. They have been used in place of diodes and show better voltage pumping gain than the diodes. MD1-MD4 are diodes for setting up the initial voltage at each pumping node[1]. They are not involved in the pumping operation. MS1-MS4 are the CTS's. If the switches can be on/off at the designated clock pulses, they can allow the charge to be pushed only in one direction. Then for each pumping stage upper voltage of each input is equal to the lower voltage of the output. In Fig.2 when Clk1 is high and Clk2 is low, the voltage at node1 is pushed to $V_1 + \Delta V$ and voltage at node 3 is pushed to $V_3 + \Delta V$. MS2 switch must be turned on by the voltage at node 3. Therefore voltage at node 3 must be higher than the threshold voltage of MS2. The gate to source voltage of MS2 is $V_3 - V_2$, i.e. $V_3 - V_2 > V_{th}$.

Figure 2. A four stage charge pump using static CTS's.[1]

On the other hand when the opposite condition arises the voltage at node 1 is V_1 and voltage at node 3 is V_3 . For ideal operation MS2 has to be turned off. Therefore gate to source voltage of MS2 must be smaller than the threshold voltage i.e. $V_3 - V_2 < V_{th}$. These two conditions have to be satisfied. Therefore MS2 can never be turned off completely and reverse charge sharing between node 1 and node 2 occurs. Thereby reducing the output of the charge pump.

The drawback of this circuit is that charge transfer switches can not be completely turned off,

leading to reverse charge sharing which leads to reducing in voltage gain[4].

5. DYNAMIC CHARGE PUMP

To overcome the drawback of static charge pump dynamic charge pump is designed. In dynamic charge pump each CTS's is accompanied with p-mos and n-mos pair, so that CTS's can be turned on and off completely.

When Clk1 is high node 1 and node 2 have voltage $V_1 + \Delta V$ and voltage at node 3 is $V_2 + \Delta V$. If the voltage is $2\Delta V$ above V_1 , then MP2 is turned on, causing MS2 being turned on by the voltage at node 3[1]. On the other hand, when Clk1 is low and Clk2 is high, the voltage at node 1 is V_1 and both the voltages at node 2 and node 3 is $2\Delta V$. If $2\Delta V > V_{th}$ and $2\Delta V > V_{th}$, where V_{th} is the threshold voltage of pMOST's, then MP2 is turned on, causing MS2 being turned off.

Figure 3. A four stage charge pump using dynamic CTS's[1].

6. RESULTS

In this paper voltage analysis for different charge pumps has been performed. Results have been simulated in Cadence Virtuoso and the results are shown in the form of input vs output voltage plot.

6.1 Dickson Charge Pump

Voltage analysis of the Dickson charge pump. On varying the input voltage change is observed in output voltage. Output voltage increases with increase in input voltage. Input voltage is varied from 1V to 5V. Period of the input pulse is kept constant at 10ns.

Figure 4. Voltage analysis of Dickson charge pump

6.2 Static Charge Pump

Figure 5. Voltage analysis of static charge pump

Voltage analysis of the Static charge pump. On varying the input voltage change is observed in output voltage. Output voltage increases with increase in input voltage. But the increase in output voltage is less in comparison to Dickson charge pump. The output voltage is less because of reverse charge sharing effect. To overcome this problem Dynamic charge pump was designed. Input voltage is varied from 1V to 5V. Period of the input pulse is kept constant at 10ns. Voltage of input pulse is also varied from 1V to 5V.

6.3 Dynamic Charge Pump

Voltage analysis of the Dynamic charge pump. On varying the input voltage change is observed in output voltage. Output voltage increases with increase in input voltage. Input voltage is varied from 1V to 5V. Period of the input pulse is kept constant at 10ns. Voltage of input pulse is also varied from 1V to 5V.

Figure 6. Voltage analysis of Dynamic charge pump

7. PROPOSED CHARGE PUMP

A MOS switch when is completely ON can pass charge from its drain to its source similar to a forward biased diode. It has the advantage that almost no voltage drop occurs between its drain and source terminal. Replace the diode connected NMOS transistors of a classical Dickson charge pump with PMOS switches. If these switches are turned ON and OFF at proper clock phases, they can allow the charge to be pushed in only one direction. In order to control the ON/OFF operation of each switch, a dynamic inverter is inserted in each stage.

Figure 7. Proposed charge pump

As a result, the output voltage obtained is 25.07V.

Figure 8. Output waveform of proposed charge pump

8. COMPARISON BETWEEN DICKSON, STATIC AND DYNAMIC CHARGE PUMPS

Comparison between Proposed, Dickson ,Static and Dynamic Charge Pump on the basis of variation of input voltage and output voltage obtained.

Figure 9. Comparison on the basis of voltage variation

9. CONCLUSION

As we can see that based on voltage analysis of the charge pumps , the output gain of Proposed charge pump is the highest. On the basis of voltage analysis of three different charge pumps-Dickson, Static and Dynamic, a new charge pump is proposed for improving the output voltage gain by making changes at the output stages of the charge pump.

REFERENCES

- [1]. Jieh-Tsorng Wu," MOs charge pump for low voltage operation", IEEE J. Solid State Circuits, vol 33, NO.4, April 1988.
- [2]. "Charge Pump Circuit Design" by Pan Samaddar.
- [3]. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid- State Circuits, vol. 11, pp. 374–378, June 1976.
- [4]. Louie Pylarinos Edward S. Rogers "Charge Pumps: An Overview", international conference on VLSI design
- [5]. Zong Han Hsieh1, Nan Xiong Huang2, Miin Shyue Shiau3, Hong Chong Wu3, Shui-Yuan Yang3, and Don Gey Liu3,"A Novel Mixed-Structure Design for High-Efficiency Charge Pump".
- [6]. M.R Hoque,T.Ahmed,"A Technique to increase the efficiency of High-Voltage Charge pumps",IEEE Transactions on circuits and systems, vol 53, no 5. May ,2006.
- [7]. Nan-Xiong Huang1, Miin-Shyue Shiau2, Zong-Han Hsieh3, Hong-Chong Wu4, Don-Gey Liu,"Improving the Efficiency of Mixed-Structure Charge Pumps by the Multi-Phase Technique", 978-1-4244-5046-6/10/\$26.00 c. 2010 IEEE
- [8]. Sittisak Chaisothel and Jirawath Parnklang," Low Swing CMOS Current Mode Charge Pump", International Conference on Control, Automation and Systems 2010 Oct. 27-30, 2010 in KINTEX, Gyeonggi-do, Korea