CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

Multilevel inverter has emerged recently as a very important altrernative in the area of high voltage and high power applications. A multilevel inverter can synthesize stepped output voltages similar to sinisoidal wave. The main limitations of conventional topologies are high THD, large number of components, complex PWM control and voltage balancing problems. So to overcome these limitations, a single-phase seven-level PWM inverter with less number of carrier signals and components is introduced. It consist of a single dc voltage source with a series of capacitors, diodes, switches and an H-bridge cell. Simulation of proposed single-phase seven-level PWM inverter is done in MATLAB simulink software and voltage balancing issue in series connected capacitors is eliminated using modified PWM scheme.


Introduction
The concept of multilevel inverter was introduced in 1975.The term multilevel began with three level inverter.A multilevel inverter is a power electronic system that can synthesize stepped output voltages similar to sinusoidal wave.Using multilevel technique, the amplitude of the voltage is increased, stress in the switching devices is reduced and overall harmonics profile is improved.As the number of levels increases, the obtained output waveform approaches the sinusoidal wave with less distortion, less switching frequency, higher efficiency etc. Plenty of multilevel inverter topologies have been investigated, but only several of them are practical for industrial applications.Among existing multilevel inverters, diodeclamped and cascaded H-bridge (CHB) multilevel inverters are most widely used.It exhibits several attractive features such as simple circuit layout, less component counts, modular in structure and avoid unbalance capacitor voltage problem.However as the number of output level increases, the circuit becomes bulky due to the increase in the number of power device [1][2][3].
When dc voltages are scaled in power of three, it can maximize the number of output voltage levels.However, it increases independent dc voltage sources to generate higher output voltage levels.To solve this problem, a multilevel inverter employing a cascaded transformer is used.However, the cascaded transformer makes the system bulky because it operates in a low frequency [4].To eliminate this drawback transformer less circuit topologies were modified from the CHB multilevel inverter.Multilevel inverters have found potential application in high power systems due to there over Midhun G, Aleena T Mathew modulation ability without the need of any transformer.Despite its complexities, multilevel inverter is preferred due to its superior harmonics profile and its ability to produce a high voltage without any transformer [5].
The demand for renewable energy has increased significantly over the years because of shortage of fossil fuels and greenhouse effect.Among various types of renewable energy sources, solar energy and wind energy have become very popular and demanding due to advancement in power electronics techniques.Using multilevel inverters renewable energy sources can be easily interfaced to the grid.Improving the output waveform of the inverter reduces its respective harmonic content [6][7][8].
When the output voltage levels increases, the number of power semiconductor switches, sources and the number of the gate driver circuit required increases which would make the overall system more expensive and complex.So to overcome these limitations, a single phase seven-level PWM inverter is introduced in the proposed work.And also a new concept is put forward to reduce voltage unbalancing in series connected capacitors [10][11].

Single Phase Seven-level PWM Inverter
Most of the conventional multilevel topologies uses series connected capacitors and independent DC sources.Series connected capacitors makes voltage unbalancing problems and it will affect the performance of multilevel inverter.The proposed multilevel inverter is a useful way to minimize the number of independent DC voltage sources and also it is an effective configuration of a multilevel inverter that can increase the number of output voltage levels with a reduced number of switches.Fig. 1 shows the block diagram of the proposed seven-level PWM inverter.It consists of a single dc voltage source, level and polarity generation part and load.The level generation part is helps to generate the required levels.
The other part is called polarity generation part and is responsible for generating the polarity of the output voltage.

Capacitors Voltage Unbalance
The seven-level PWM inverter consists of three capacitors, i.e., C , C and C respectively.These   This is the main reason for the voltage unbalancing in the series-connected capacitors of the proposed circuit topology.Hence, each capacitor voltage should be regulated to feed the appropriate amount of average current by satisfying the below condition

I = I = I C1(avg) C2(avg) C3(avg)
The capacitor voltage unbalancing occurs depending on just the switching angles of a , a and a regardless of the

Modified Switching Scheme
To solve the capacitor voltage unbalancing, a modified switching pattern is adopted for the proposed seven-level PWM inverter.The main idea of the proposed control strategy is to regulate the charging and discharging current rate of capacitor?C .It ensures the voltage    The charging and discharging time of capacitor C 2 regulates voltage balancing of other two capacitors.This idea is adopted in the modified switching scheme.The simulink model of a single phase seven level inverter with modified switching scheme for RL-load is shown in  The balanced output voltage of seven-level PWM inverter with modified switching scheme is shown in Fig. 10. with load (R=100ohm, L=25mH).Waveform of balanced capacitor voltage is shown in Fig. 11.Voltages of all three capacitor are balanced at 50V.It is clear from the simulation result the voltage unbalancing in series connected capacitors is rectified.So that the proposed PWM scheme will be an effective remedy for voltage balancing issues in seven-level PWM inverter.

Conclusion
A single phase seven level PWM inverter is presented.Simulations are done in MATLAB and concluded that the proposed multilevel inverter that can effectively increase the number of output voltage levels with simple PWM control and less number of components.Another major problem in multilevel inverters are the voltage unbalancing problem, so that a modified switching scheme is applied in the suggested topology for the balancing of capacitor voltage.This switching method ensures improved performance in the proposed sevenlevel PWM inverter.

5 6 7 Fig. 2 :
Fig. 2 : Circuit Diagram of Seven-level PWM Inverter Switching scheme for controlling the seven-level inverter is shown in Fig.3.Phase Disposition (PD-PWM) is adopted to control the inverter.The V , V and V are car1 car2 car3 the three carrier waves and V is the reference wave used ref for modulation.The reference and carrier waves have the same frequency but different offset voltages.By comparing the reference and each carrier wave, it produces the command signals, i.e., C , C and C a b c

1 2 3
capacitors have the major role in generating the exact output levels.If there is any voltage unbalance in series connected capacitor, that causes variation in output levels.Therefore, the voltage balancing of seriesconnected capacitors is very important factor for the working of the inverter.From Fig.4 I , Iand I are currentC1(avg) C2(avg) C3(avg)through the capacitors C , C and C respectively.

1 2 3 Fig . 4 :
Fig .4: Equivalent Circuit with average currents In other words, the difference between the charging and discharging of the series connected capacitors is determined by the switching angles.It means that the different periods for each voltage level are the cause of the capacitor voltage unbalancing problem.

2 2 C 1 and 2 3
regulation of C and the voltage balance of the upper and 2 lower capacitors.Because capacitor C locates between and C and the charging and discharging current of C 1 3 C should flow through C .Thus, the voltage 3 regulation of C is directly related to the voltage 2 regulation across C and C .In order to regulate the 1 charging and discharging current rate of C , it is possible 2 by controlling the amplitude of the second carrier (V ). car2

Fig. 5
Fig.5 shows the modified control method for regulating the C voltage.It controls the amplitude of the carrier2

Fig. 9 .
150V is applied as the input DC-voltage.The triggering pulses are generated by using the Phase Disposition pulse width modulation (PD-PWM) technique.The modified switching arrangement is done by taking voltage across the capacitor C from the output 2 and it is given as input through a PI controller.This feedback of voltage helps to vary the amplitude of second carrier in between other two carriers.Then the second carrier will control the charging and discharging of C and 2 eliminate the voltage unbalancing problem.Then the three carrier signals are given by three repeating sequence block and these are compared with a reference sine wave.The three command signals is then given to the switching subsystem and corresponding switching signals are produced.Then, given to each switches and Output is viewed from the scope block.

Table 1
Output Voltage Levels With Switching States