Reference Hub

This research has been cited in:

Conference
A Wormhole NoC Protocol for Mixed Criticality Systems2014 IEEE Real-Time Systems Symposium10.1109/RTSS.2014.13
Conference
Design-Time Scheduling of Periodic, Hard Real-Time Flows for NoC-based Systems2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)10.1109/ICECS202256217.2022.9970868
Article
Side-channel protected MPSoC through secure real-time networks-on-chipMicroprocessors and Microsystems10.1016/j.micpro.2019.04.004
Article
HopliteRT: Real-Time NoC for FPGAIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.3012748
Conference
Enhanced Schedulability via Minimal Routing with Mapping and Priority Assignment for Real-Time Network-on-chipTENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)10.1109/TENCON.2019.8929315
Conference
Design-Time Analysis of Real-Time Traffic for Networks-on-Chip using Constraint Models2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)10.1109/SBCCI55532.2022.9893222
Conference
Average and Worst-Case Latency Improvements in Mixed-Criticality Wormhole Networks-on-Chip2015 27th Euromicro Conference on Real-Time Systems10.1109/ECRTS.2015.12
Article
Precedence-Aware Automated Competitive Analysis of Real-Time SchedulingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.3012803
Conference
On Routing Flexibility of Wormhole-Switched Priority-Preemptive NoCs2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)10.1109/RTCSA.2016.37
Conference
Supporting Suspension-based Locking Mechanisms for Real-Time Networks-on-chipProceedings of the 24th International Conference on Real-Time Networks and Systems10.1145/2997465.2997466
Conference
Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration2011 Design, Automation & Test in Europe10.1109/DATE.2011.5763179
Chapter
Design and Implementation of Argo NI-NoC Micro-architecture for MPSoC Using GALS ArchitectureEmerging Trends in Electrical, Communications, and Information Technologies10.1007/978-981-13-8942-9_37
Article
Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chipJournal of Systems Architecture10.1016/j.sysarc.2016.01.002
Conference
A MARTE subset to enable application-platform co-simulation and schedulability analysis of NoC-based embedded systems7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2012.6322898
Article
Fast Simulation of Networks-on-Chip with Priority-Preemptive ArbitrationACM Transactions on Design Automation of Electronic Systems10.1145/2755559
Article
Graph-Based Approach for Buffer-Aware Timing Analysis of Heterogeneous Wormhole NoCs Under Bursty TrafficIEEE Access10.1109/ACCESS.2020.2973891
Conference
Predictability and Utilisation Trade-off in the Dynamic Management of Multiple Video Stream Decoding on Network-on-Chip based Homogeneous Embedded Multi-coresProceedings of the 22nd International Conference on Real-Time Networks and Systems10.1145/2659787.2659826
Article
Extending Real-Time Analysis for Wormhole NoCsIEEE Transactions on Computers10.1109/TC.2017.2686391
Conference
Inexact End-to-End Response Time Analysis as fitness function in search-based task allocation heuristics for hard real-time network-on-chips2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2014.6861365
Conference
Task allocation for decoding multiple hard real-time video streams on homogeneous NoCs2015 IEEE 13th International Conference on Industrial Informatics (INDIN)10.1109/INDIN.2015.7281742
Conference
Real-Time Analysis for Wormhole NoCProceedings of the 26th edition on Great Lakes Symposium on VLSI10.1145/2902961.2903023
Conference
Real-time low-power task mapping in Networks-on-Chip2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2013.6654616
Conference
Hardware-accelerated Response Time Analysis for priority-preemptive Networks-on-Chip2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2015.7238092
Article
Optimal minimal routing and priority assignment for priority-preemptive real-time NoCsReal-Time Systems10.1007/s11241-017-9273-8
Conference
Memory-Aware Genetic Algorithms for Task Mapping on Hard Real-Time Networks-on-Chip2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)10.1109/PDP2018.2018.00101
Conference
Parallel many-core avionics systemsProceedings of the 14th International Conference on Embedded Software10.1145/2656045.2656063
Article
Worst-Case Communication Time Analysis for On-Chip Networks With Finite BuffersIEEE Access10.1109/ACCESS.2023.3255516
Conference
A Function for Hard Real-Time System Search-Based Task Mapping Optimisation2015 IEEE 18th International Symposium on Real-Time Distributed Computing10.1109/ISORC.2015.37
Article
Survey on Real-Time Networks-on-ChipIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.2623619
Conference
Side-channel attack resilience through route randomisation in secure real-time Networks-on-Chip2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2017.8016142
Article
Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delaysReal-Time Systems10.1007/s11241-018-9312-0
Article
Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS ImplementationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2015.2405614

Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching

Zheng Shi, Alan Burns, Leandro Soares Indrusiak

Source Title: International Journal of Embedded and Real-Time Communication Systems (IJERTCS)1(2)

ISSN: 1947-3176|EISSN: 1947-3184|EISBN13: 9781609604387|DOI: 10.4018/jertcs.2010040101

Cite Article Cite Article

MLA

Shi, Zheng, et al. "Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching." IJERTCS vol.1, no.2 2010: pp.1-22. http://doi.org/10.4018/jertcs.2010040101

APA

Shi, Z., Burns, A., & Indrusiak, L. S. (2010). Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching. International Journal of Embedded and Real-Time Communication Systems (IJERTCS), 1(2), 1-22. http://doi.org/10.4018/jertcs.2010040101

Chicago

Shi, Zheng, Alan Burns, and Leandro Soares Indrusiak. "Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching," International Journal of Embedded and Real-Time Communication Systems (IJERTCS) 1, no.2: 1-22. http://doi.org/10.4018/jertcs.2010040101

Export Reference

Favorite Full-Issue Download

View Full Text HTML

View Full Text PDF

Abstract

In this paper, the authors discuss a real-time on-chip communication service with a priority-based wormhole switching policy. The authors present a novel off-line schedulability analysis approach, worst case network latency analysis. By evaluating diverse inter-relationships and service attributes among the traffic flows, this approach can predict the packet network latency for all practical situations. The simulation results provide evidence that communication latency calculated using the real time analysis approach is safe, closely matching the figures obtained from simulation.

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.

Username or email: *

Password: *

Forgot individual login password?

Create individual account

Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching

MLA

APA

Chicago

Export Reference

Abstract

Request Access