Skip to main content
SpringerLink
Log in

Generation of address sequences for effective random access memory testing

  • Published:
Automatic Control and Computer Sciences Aims and scope Submit manuscript

Abstract

In the present article the problem of efficient application of multiple march tests for the purpose of detecting faults in random access memory, realized through the generation of different address sequences, is considered. For these purposes, a new algorithm for generating address sequences is proposed and the efficiency gained from its application evaluated. In the conclusion experimental results on the use of the proposed method for generating address sequences are presented and the efficiency of the method in multiple run random access memory tests is demonstrated.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Price, B., Semiconductor Memories. A Handbook of Design, Manufacturing, and Application, Wiley & Sons, 1996.

  2. Chakraborty, K. and Mazumder, P., Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memory, Prentice-Hall, 2002.

  3. Goor, A.J., Testing Semiconductor Memories. Theory and Practice, Chichester (UK): Wiley & Sons, 1991.

    Google Scholar 

  4. Yarmolik, V.N. and Yarmolik, S.V., Address Sequences for Multiple Run March Tests, Autom. Cont. Comput. Sci., 2006, no. 5, pp. 59–68.

  5. Yarmolik, V.N. and Yarmolik, S.V., Memory Pattern Sensitive Fault Detection Using Multiple Runs of March Tests, Informatics, 2006, no. 1 (9), pp. 104–113.

  6. Sokol, B. and Yarmolik, S.V., Address Sequence for March Tests to Detect Pattern Sensitive Faults, in Proc. Third IEEE Intern. Workshop Electronic Design and Applications (DELTA’06), Kuala Lumpur (Malaysia), January 17–19, 2006, pp. 354–357.

  7. Yarmolik, S.V. and Sokol, B., Optimal Memory Address Seeds for Pattern Sensitive Fault Detection, in Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’2006), Prague (Czech Republic), April 18–21, 2006, pp. 220–221.

  8. Yarmolik, V.N., Sokol, B., and Yarmolik, S.V., Counter Sequences for Memory Test Address Generation, in Proc. 12th Intern. Conf. Mixed Design of Integrated Circuits and Systems (MIXDES 2005), Krakow (Poland), June 22–25, 2005, pp. 413–418.

  9. Savage, C., A Survey of Combinatorial Gray Codes, SIAM Rev., 1997, vol. 39, pp. 605–629.

    Article  MATH  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Belarus State University of Cybernetics and Radio Electronics, ul. P. Brovki 6, Minsk, 220027, Belarus

    S. V. Yarmolik

Authors
  1. S. V. Yarmolik
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to S. V. Yarmolik.

Additional information

Original Russian Text © S.V. Yarmolik, 2007, published in Avtomatika i Vychislitel’naya Tekhnika, 2007, No. 6, pp. 55–63.

About this article

Cite this article

Yarmolik, S.V. Generation of address sequences for effective random access memory testing. Aut. Conrol Comp. Sci. 41, 337–342 (2007). https://doi.org/10.3103/S0146411607060065

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.3103/S0146411607060065

Key words

Search

Navigation