Redundancy Design of Modular DC Solid-State Transformer Based on Reliability and Efficiency Evaluation

Yang LI, Yan ZHANG, Rui CAO, Xue LIU, Chunlin LV, and Jinjun LIU

Abstract—The modular DC solid-state transformer (DC-SST) is promising but restricted by limited reliability, which can be solved by redundancy. However, current redundancy designs are only based on the reliability evaluation in stable operation condition and seldom efficiency. In this paper, a redundancy design method of DC-SST is proposed considering both reliability and efficiency. The long-term mission profile and aging of power semiconductor devices (PSDs) and capacitors are considered in the reliability evaluation. Based on the result that the capacitor reliability dominates the system reliability, a simplified system reliability model is proposed. Besides, IGBT power loss considering the long-term mission profile is obtained, which dominates the system power loss. Finally, a multi-objective optimization is solved to obtain the optimal redundant number. Feasibility of the proposed method is verified by a prototype.

Index Terms—DC solid-state transformer, multi-objective optimization, power loss model, redundancy design, reliability evaluation.

I. INTRODUCTION

WITH the development of smart grid, active distribution network, energy Internet and other emerging technologies, solid-state Transformer (SST), which combines the functions of electrical isolation, voltage transformation and reactive compensation, has become a key equipment to improve the integration and intelligence level of grid system. Compared with traditional line-frequency transformers, SST have significant advantages of high efficiency, low costs, and high controllability. However, the reliability of SST is widely concerned due to the use of a large number of power devices, which has become one of the key technical bottlenecks restricting its application.

Generally, the widely used solid-state transformer has a five-stage structure, among which the DC-DC converter that

undertakes the high-frequency isolation function is also called the DC solid-state transformer (DC-SST) [1]. However, most reliability evaluations are based on AC converters [2]–[4], and researches about the reliability evaluation of DC-SST are relatively few. In [5], an optimized design method for DC-SST based on SiC MOSFET has been given. Besides, the lifetime of Si IGBT and SiC MOSFET have been compared under the daily load curve of the distribution network. However, the lifetime assessment for DC-SST only considers the thermal stress of the power semiconductor devices (PSDs), and does not include PSD aging and capacitor reliability. In addition, limited to the simulation speed of the simulation software, [5] did not perform the reliability assessment of DC-SST under the annual mission profile. Therefore, the system-level reliability assessment of DC-SST considering aging information of PSDs and capacitors under the long-term mission profile needs to be resolved urgently.

Since the DC-SST is the interface connecting the medium and low voltage distribution network, there is a large voltage level difference between the primary and secondary sides. To meet the voltage and current requirements of PSDs, the DC-SST usually adopts a modular structure. Redundancy is one important measure to improve the reliability of the modular converter, including the DC-SST. The results of the reliability evaluation are usually used to guide the redundancy design of the system. For instance, in [6], the optimal cell number for the cascaded H-bridge (CHB) and the cascaded neutral-point clamped circuit (CNB) has been determined. Based on the optimal cascaded cell number, mean time to failures (MTTFs) under different redundant cell numbers have been analyzed. In [7], the reliability of IGBTs and capacitors in modular multilevel converters (MMC) have been evaluated separately, and the evaluation results are used to guide the redundancy design of MMC. In [8], the reliability of MMC has been evaluated considering the relevance of sub-modules, and the optimal module redundancy configuration scheme of MMC has been proposed based on the evaluation results. It is worth noting that when evaluating reliability, the above-mentioned research is only based on the stationary operation of the converter, and it is assumed that power devices have a constant failure rate. In fact, the long-term mission profile (ambient temperature, load fluctuation, wind speed, etc.) changes drastically, which will seriously affect the lifetime of power devices and converters. Moreover, the aging of critical components such as PSDs and

Manuscript received February 28, 2021; revised April 30, 2021; accepted May 7, 2021. Date of publication June 30, 2021; date of current version June 16, 2021. This work was supported in part by the National Key Research & Development Plan under Grant 2018YFB0905800 and in part by the State Key Laboratory of Electrical Insulation and Power Equipment. This paper was presented in part at the 4th International Conference on HVDC (HVDC 2020), Xi'an, China, September 2020. (Corresponding authors: Yan Zhang, Jinjun Liu.)

All authors are with School of Electrical Engineering, Xi'an Jiaotong University, Xi'an, Shanxi, 710000, China (e-mail: zhangyanjtu@xjtu.edu.cn; jlliu@mail.xjtu.edu.cn).

Digital Object Identifier 10.24295/CPSSPEA.2021.00010

Fig. 1. The topology of a 1.5 MW DC-SST.

capacitors are not considered in reliability assessment, which has significant effects on the accuracy of reliability evaluation results [9]–[11]. Therefore, the redundancy design based on evaluation results in [6]–[8] is not accurate enough. In the reliability evaluation, both the long-term mission profile of the converter and the aging of critical components should be taken into account at the same time. Besides, the design with more cells also induces higher power loss, especially for DC-SST consisting of DAB cells [12], [13], which should also be balanced with the reliability in the redundancy design.

To provide a comprehensive redundancy design method, the reliability of the modular DC-SST for power distribution is evaluated, considering the long-term mission profile and aging of critical devices. A simplified system reliability model is proposed based on the analysis of the reliability evaluation result. Finally, the optimal cell redundant number is identified by balancing efficiency and reliability.

This paper is organized as follows. The fundamentals of DC-SST are illustrated in Section II. The power loss and reliability evaluation of PSDs and capacitors are conducted in Section III. Section IV presents the system reliability model and the evaluation results analysis. Based on the analysis, a simplified system reliability model is proposed and a multi-objective optimization is solved to obtain the optimal redundant number in Section V. The proposed method is verified by a prototype in Section VI. Finally, this paper is concluded in Section VII.

II. FUNDAMENTALS OF DC-SST

A. Topology and Specification

The configuration of a 1.5 MW modular DC-SST for distribution network is shown in Fig. 1, which adopts the input series and output parallel (ISOP) structure. There are 20 cells in the initial design, and each cell adopts DAB topology with single phase shift modulation. Infineon's IGBT half-bridge module (FF450R17ME4) is selected for power semiconductor devices. The specific parameters are shown in Table I.

TABLE I
SPECIFICATION OF DC-SST

Parameters	Symbol	Value
System rated transmission power	P_{t_rated}	1.5 MW
System rated DC-link voltage	V_{in_rated}	20 kV
System rated output voltage	V_{o_rated}	750 V
Number of initial cells	N_0	20
Switching frequency	f_s	20 kHz
Transformer ratio of transformers	k	4:3
Inductor	L	55.2 μ H
Input capacitor	C_i	1000 μ F
Output capacitor	C_o	1000 μ F

Fig. 2. The inductor current in DAB cell under single phase-shift modulation.

B. Operation Principle

Fig. 2 shows the waveform of voltage and current in DAB cells. The phase difference between voltages of primary and secondary sides is controlled to charge the inductor, and then the power transmission between input and output sides is accomplished. The phase shift duty ratio D is (1).

$$D = \frac{2t_d}{T_s} = 0.5 \cdot \left(1 - \sqrt{1 - \frac{8P_{t_tot} f_s L}{k V_{in_tot} V_{o_tot}}}\right) \quad (1)$$

On the effect of H-bridges, voltages across both primary and secondary sides of high frequency transformer are square wave v_{hs} and v_{ls} , whose direction determines whether the upper or lower arm conducts in a half-bridge. Meanwhile, the direction of the inductor current i_L determines whether the IGBT or the diode conducts on the conducting arm. According to the former analysis, the switching-off current of primary side IGBT is I_1 , whereas the one of secondary side IGBT is I_2 , which can be represented as (2) and (3), where N is DAB cell number in the DC-SST, and k is high frequency transformer ratio.

$$I_1 = \frac{V_{in_tot} - NkV_{o_tot} \sqrt{1 - \frac{8P_{t_tot} f_s L}{k V_{in_tot} V_{o_tot}}}}{4Nf_s L} \quad (2)$$

$$I_2 = \frac{NkV_{o_tot} - V_{in_tot} \sqrt{1 - \frac{8P_{t_tot} f_s L}{k V_{in_tot} V_{o_tot}}}}{4Nf_s L} \quad (3)$$

III. POWER LOSS AND RELIABILITY OF COMPONENTS

PSDs and capacitors are two most fragile components in the power electronic equipment [14]. This section presents the PSD and capacitor reliability estimation process including aging information. The power loss model including N and thermal model of components are given, which are also necessary for power loss calculation. Based on these models, the annual power loss and temperature variation is obtained. Their lifetimes are obtained by lifetime models. The component reliability can be obtained through the Monte Carlo method and curve fitting.

A. PSD Power Loss

IGBT power loss mainly includes conduction loss and switching loss. The turn loss of the power diode is small enough, and generally only its reverse recovery loss and conduction loss are considered.

1) Conduction Loss

The conduction loss of IGBT and diode in a switching cycle can be calculated by (4) and (5).

$$P_{\text{cond}}^{\text{IGBT}}(N, T_j) = \int_0^{1/f_s} v_{\text{ce}}^{\text{IGBT}}(i_{\text{ce}}^{\text{IGBT}}(N), T_j) \cdot i_{\text{ce}}^{\text{IGBT}}(N) \cdot dt \quad (4)$$

$$P_{\text{cond}}^{\text{Diode}}(N, T_j) = \int_0^{1/f_s} v_{\text{T}}^{\text{Diode}}(i_{\text{d}}^{\text{Diode}}(N), T_j) \cdot i_{\text{d}}^{\text{Diode}}(N) \cdot dt \quad (5)$$

The conduction loss is determined by the current flowing through IGBT and diode ($i_{\text{ce}}^{\text{IGBT}}$, $i_{\text{d}}^{\text{Diode}}$) and the forward voltage ($v_{\text{ce}}^{\text{IGBT}}$, $v_{\text{T}}^{\text{Diode}}$). The forward voltage is related to the current flowing through PSDs and junction temperature (T_j). The corresponding relationship can be obtained by fitting the curve provided by the device manual, as shown in (6) and (7).

$$V_{\text{ce}}^{\text{IGBT}}(i_{\text{ce}}^{\text{IGBT}}(N), T_j) = (a_0 \cdot T_j + a_1) \cdot (i_{\text{ce}}^{\text{IGBT}})^2 + (a_2 \cdot T_j + a_3) \cdot i_{\text{ce}}^{\text{IGBT}} + a_4 \cdot T_j + a_5 \quad (6)$$

$$V_{\text{T}}^{\text{Diode}}(i_{\text{d}}^{\text{Diode}}(N), T_j) = (b_0 \cdot T_j + b_1) \cdot (i_{\text{d}}^{\text{Diode}})^2 + (b_2 \cdot T_j + b_3) \cdot i_{\text{d}}^{\text{Diode}} + b_4 \cdot T_j + b_5 \quad (7)$$

2) Switching Loss

Generally, the relationship curve between switching energy (E_{on} , E_{off} , E_{rec}), junction temperature (T_j) and switching current (I_1 , I_2 , I_1' , I_2') is given in the device manual, and the switching loss model is established as (8) and (9).

$$P_{\text{sw_off}}^{\text{IGBT_pri}}(N, T_j) = f_{\text{sw}} \cdot E_{\text{off}}(I_1(N), T_j) \cdot \frac{V_{\text{in}}(N)}{V_{\text{ref}}} \quad (8)$$

$$P_{\text{sw_off}}^{\text{IGBT_sec}}(N, T_j) = f_{\text{sw}} \cdot E_{\text{off}}(I_2'(N), T_j) \cdot \frac{V_{\text{out}}(N)}{V_{\text{ref}}} \quad (9)$$

Obviously, the switching loss is related to switching energy, junction temperature (T_j), switching frequency (f_{sw}), and

Fig. 3. Thermal network of IGBT module.

blocking voltage (V_{in} , V_{out}). The switching energy is related to the switching current and junction temperature of PSDs. The corresponding relationship can be obtained by fitting the curve provided by the device manual, as shown in (10).

$$E_{\text{off}}(i, T_j) = (d_0 \cdot i^3 + d_1 \cdot i^2 + d_2 \cdot i) \cdot (d_3 \cdot T_j + d_4) \quad (10)$$

3) Electric and Heating Interaction

According to the former power loss model, T_j also influences power loss. Therefore, the thermal model has to be constructed. The thermal characteristics of the PSDs is usually modeled by the Foster model, which consists of a series of thermal resistors and capacitors [15]. However, since load fluctuation period in the distribution network is much larger than the thermal time constant of PSDs, the effect of T_j transient can be ignored. Therefore, only thermal resistance (R_{th}) is considered for long-term thermal load analysis, and the long-term T_j is composed of the steady-state T_j under different loads. Thermal network of PSDs is shown in Fig. 3. The steady-state junction and case temperature (T_j and T_c) can be obtained by (11). $T_{jT/D}$ represents T_j of the IGBT or diode, and $T_{cT/D}$ represents T_c of the IGBT or diode. $R_{T/D(j-c)}$ represents the thermal resistance of IGBT and diode from junction to case, and $R_{T/D(c-h)}$ represents the thermal resistance of IGBT and diode from case to the heatsink. The liquid temperature (T_{fluid}) of the water-cooled heatsink maintains 25 °C, and the thermal resistance of the heatsink (R_{h-f}) is 10 K/kW [16].

$$\begin{cases} T_{jT/D} = P_{\text{loss}T/D} \cdot (R_{T/D(j-c)} + R_{T/D(c-h)} + R_{h-f}) + T_{\text{fluid}} \\ T_{cT/D} = P_{\text{loss}T/D} \cdot (R_{T/D(c-h)} + R_{h-f}) + T_{\text{fluid}} \end{cases} \quad (11)$$

The former modeling also illustrates the electric and heating interaction between power loss and temperature. Iteration is used for precise power loss and thermal profile calculation.

B. PSD Lifetime Evaluation Based on Thermal Profile

Based on the proposed electric and heating interaction model, the thermal load of PSDs under the annual load profile can be obtained by substituting the mission profile and the cell number (N). Fig. 4 shows the annual T_j and T_c of IGBT

Fig. 4. Annual curves of junction temperature and case temperature of IGBT and diode on the primary side of a DAB cell.

Fig. 5. Results of the rainflow algorithm for the annual junction temperature curve of the IGBT in Fig. 4.

and diode on the primary side of the DAB cell when N is 20. Within one year, T_j and T_c fluctuated sharply and the range is relatively large. The rainflow algorithm is used to convert the thermal profile into a series of thermal cycles. As illustrated in Fig. 5, 10918 thermal cycles of the annual T_j^{IGBT} are counted, and the T_j fluctuation amplitude (ΔT_j), the average T_j (T_{jm}) and the cycle period (t_{sw}) under each cycle are extracted.

Manufacturers have given many empirical lifetime models of IGBTs based on accelerated aging tests. The Norris-Landzerg Model [17] is selected to calculate the number of cycles to failure (N_f) under the i_{th} counting cycle in Fig. 4. This model is relatively simple and takes into account the impact of the cycle period, as shown in (12). The coefficients A , α , β , and γ are obtained by fitting the data provided from accelerated aging tests [18]. As shown in Table II, the accelerated aging data consists of data at three positions of the IGBT module, including the bond wire (BW), the chip solder (CS), and the base plate solder (BS) of IGBTs and diodes. Therefore, three lifetime models are used to obtain N_f at corresponding positions of the IGBT and the diode respectively.

$$N_f^{\text{CS/BW/BS}}(\Delta T, T_{jm}, t_{sw}) = A \cdot \left(\frac{1}{t_{sw}}\right)^{\alpha} \cdot \Delta T^{-\beta} \cdot e^{\frac{\gamma}{T_{jm}}} \quad (12)$$

TABLE II
PARAMETERS OF LIFETIME MODEL

Position	CS	BW	BS
A	6.0235×10^8	3.6238×10^{10}	1.9651×10^9
α	-0.5852	0	-0.1718
β	4.8746	4.2368	3.8249
γ	5751.3	2449	2438.3

After calculating N_f , according to Miner's rule [19], the cumulative damage to CS, BW, and BS of PSDs under different thermal cycles in the annual mission profile is calculated by (13). $CL_{\text{IGBT/Diode}}^{\text{CS/BW/BS}}$ represents the cumulative damage of different positions of PSDs. $N_{fi}^{\text{CS/BW/BS}}$ represents N_f corresponding to different positions of PSDs under the i th thermal cycle.

$$CL_{\text{IGBT/Diode}}^{\text{CS/BW/BS}} = \sum_{i=1}^n \frac{1}{N_{fi,i}^{\text{CS/BW/BS}} (\Delta T, T_{jm}, t_{sw})} \quad (13)$$

For the IGBT and the diode, failure at any position leads to the failure of the entire component and further lead to the failure of the half-bridge module. Therefore, the IGBT module is regarded as a system and its reliability is characterized through the reliability block diagram (RBD) model. The IGBT and diode damage can be calculated by (14), and the annual cumulative damage of a half-bridge module can be calculated by (15).

According to Miner's rule [19], the predicted lifetime (LT) of the IGBT module can be calculated by (16). Similarly, the IGBT module lifetime on the secondary side is obtained.

$$CL_{\text{IGBT/Diode}} = CL_{\text{IGBT/Diode}}^{\text{CS}} + CL_{\text{IGBT/Diode}}^{\text{BW}} + CL_{\text{IGBT/Diode}}^{\text{BS}} \quad (14)$$

$$CL_{\text{module_1year}} = 2 \cdot (CL_{\text{IGBT}} + CL_{\text{Diode}}) \quad (15)$$

$$LT = 1/CL_{\text{module_1year}} \quad (16)$$

Generally, the aging of PSDs is mainly reflected in the gradual increase of R_{th} , which intensifies thermal stress and accelerates the failure. Therefore, an accurate PSD reliability assessment should take into account the effects of aging. In this paper, the increase in R_{th} caused by aging of PSDs is fed back to the thermal model in sections to update the thermal load of PSDs. When the cumulative damage increases by 20%, R_{th} increases to 10% of the original [4].

C. Capacitor Power Loss

The power loss of capacitors is the main factor leading to its internal heating, and then accumulative failure. The power loss model of a capacitor is shown in (17).

$$P_{\text{loss}} = \sum_{h=1}^N I(N)^2 \cdot ESR \quad (17)$$

$I(N)$ is the rms value of the capacitor current with N cells. According to DAB operation principle, the rms value of input

and output capacitor currents are calculated by (18) and (19), where $I_{L_rms}^P$ is the rms value of i_L .

$$I_{C_rms}^P = \sqrt{I_{L_rms}^P{}^2 - I_{in}^2} \quad (18)$$

$$I_{C_rms}^S = \sqrt{k^2 I_{L_rms}^P{}^2 - I_o^2} \quad (19)$$

D. Capacitor Lifetime Evaluation Based on Thermal Profile

Many previous researches have concluded that capacitor lifetime is seldom effected by temperature fluctuation, which is different from PSD lifetime. Therefore, the obtained thermal load profile can be utilized directly.

An improved reliability evaluation method of capacitors which takes into account the influence of harmonics on the capacitor lifetime is used in this paper [20], as shown in (20). L_i and L_N are the capacitor lifetime under the practical operating condition and rated condition, respectively. U and U_N are the voltage at the practical operating condition and rated condition, respectively. T_{hs} and T_N are the temperature at the hot spot and rated condition, respectively. n and α are the voltage coefficient and temperature coefficient, which can be measured by accelerated lifetime test and selected as $n = 4.4$, $\alpha = 10$ [21]. K_{rms} , K_p , and K_f are the root mean square coefficient, peak coefficient and waveform coefficient which are used to describe the influence of voltage harmonics. Empirical values of coefficient selection in [20] are $a = -0.5$, $b = -6.1$ and $c = -2.6$.

$$\frac{L}{L_N} = \left(\frac{U}{U_N}\right)^{-n} 2^{\frac{T_N - T_{hs}}{\alpha}} K_{rms}^a K_p^b K_f^c \quad (20)$$

In the long-term operation, the capacitor deterioration leads to capacitance decrease and ESR increase. According to the capacitor thermal model and lifetime model, there is a coupling relationship between T_{hs} and ESR : ESR increase leads to T_{hs} increase, and then accelerates capacitor aging and ESR growing. An improved aging model [20] deeply analyzing the capacitor aging mechanism is used to describe ESR changes and internal stress during capacitor aging process, as shown in (21). $ESR(0)$ is the initial value of ESR , and β is the temperature coefficient.

$$ESR(t) = ESR(0) \exp\left[\left(\frac{U}{U_N}\right)^{-n} K_{rms}^a K_p^b K_f^c \int_0^t 2^{\frac{T_{hs}}{\beta}} dt\right] \quad (21)$$

In order to accurately evaluate capacitor reliability under the long-term mission profile, varying stress needs to be considered. According to cumulative damage principle, the entire lifetime cycle of a capacitor is divided into multiple small periods, and then the lifetime model (20) is used to calculate the capacitor expected lifetime under the current operation condition. Meanwhile, the expected lifetime is converted to capacitance loss within multiple small time periods [20]. The cumulative damage model is shown in (22), where t_p is the

(a) primary side IGBT module

(b) input capacitor

Fig. 6. The component reliability fitting results ($N = 20$).

given period.

$$\Delta C(n) = \sum_{i=1}^n \frac{t_p}{L_i(t)} \cdot 5\%C \quad (22)$$

E. Monte Carlo Method and Component Reliability

The proposed lifetime models can only obtain a predicted lifetime of a specific device. However, the inevitable individual differences caused by the processing process lead to certain differences in lifetime model parameters and basic parameters of different devices. Assuming that lifetime model parameters and thermal resistance obey the normal distribution, with a maximum 5% deviation [22], Monte Carlo simulation is used, and each distribution is randomly sampled 1000 times to obtain 1000 sets of parameter combinations. Each combination is substituted into the corresponding component lifetime model, and lifetime distributions of IGBT modules and capacitors are fitted. As shown in Fig. 6, IGBT module reliability conforms to the Weibull distribution [23], and capacitor reliability conforms to the exponential distribution. Fig. 7 illustrates the complete reliability evaluation process for IGBT modules and capacitors.

IV. SYSTEM RELIABILITY EVALUATION

This section focuses on DC-SST system reliability evaluation. According to the reliability evaluation results of PSDs and capacitors, the RBD model is utilized to obtain the reliability of each DAB cell and DC-SST system. Results in [24] are analyzed combined with basic principles.

A. System Reliability Evaluation Method

According to the former analysis, the reliability of fragile

Fig. 10. DAB inductor current waveforms when DC-SST consists of different cell number and handles different $P_{t,sys}$.

one redundant cell is added, the reliability of each cell slightly decreases, while the redundant ratio significantly increases. Therefore, adding one cell realizes the system reliability improvement. However, with more redundant cells, the decrease of the cell reliability dominates the system reliability, although redundancy can slightly improve it. Therefore, the system reliability decreases when more cells are added. As a consequence, as N grows, both the system reliability and the MTTF increase first and then decrease. When one redundant cell is added, the system reliability reaches maximum, and the MTTF is 38.6 years.

$$R_{DC-SST}(N, t) = \sum_{i=20}^N C_N^i \cdot R_{DAB}(N, t)^i \cdot [1 - R_{DAB}(N, t)]^{N-i} \quad (24)$$

B. Reliability Evaluation Result Analysis

The former result shows that as N grows, although the load of each cell decreases, the reliability and lifetime of each DAB cell gradually reduces. It does not correspond to the empirical conclusion that a converter always has higher reliability and a longer lifetime with more cells [26]. The phenomenon is determined by the principle of DAB cells with the ISOP structure, which can be analyzed according to the inductor current shown in Fig. 10. For a certain system transmission power $P_{t,sys}$, when there is no redundant cell, the ratio of input to output voltages equals the transformer ratio k , and i_L is trapezoidal wave. As the redundant cell number increases, the input voltage of each cell decreases, generating the inductor current distortion. The variation of inductor current impacts power loss of both IGBT modules and capacitors, and then impacts their reliability. Besides, transmission power reduction causes i_L amplitude reduction, with the same slope of i_L in each duration. It means the reduction of the rms value of i_L , and the reduction of IGBT turn-off current on both primary and secondary sides.

For further analysis, several characteristic currents of one DAB cell when DC-SST handles $P_{t,rated}$ are extracted, which are turn-off currents of IGBTs, the rms values of IGBT conduction currents and the rms values of capacitor currents. Their relationships with N are shown in Fig. 11. For IGBT modules, although both $I_{cond}^{IGBT_pri}$ and $I_{cond}^{IGBT_sec}$ have less variation as N increasing, $I_{off}^{IGBT_pri}$ significantly decreases and $I_{off}^{IGBT_sec}$ significantly increases due to the inductor current distortion.

Fig. 11. Characteristic currents of one DAB cell with $P_{t,rated}$.

Fig. 12. Power loss of IGBT modules and capacitors with $P_{t,rated}$ and no aging.

Since the turn-off loss predominates, the power loss of primary side IGBT modules decreases while the power loss of secondary side IGBT modules increases as N increasing, as shown in Fig. 12.

As (18) and (19), for capacitors, both $I_{cond}^{cap_in}$ and $I_{cond}^{cap_o}$ are determined by i_L and the input/output current. The input current has no variation as N increasing, since the input voltage is always proportional to $P_{t,DAB}$, transmission power of each DAB cell. Thus, $I_{cond}^{cap_in}$ first slightly decreases and then slightly increases as N increasing, which has the same trend as the rms value of i_L . However, due to a constant output voltage, the output current is proportional to $P_{t,DAB}$. Thus, $I_{cond}^{cap_o}$ increases as N increasing. Therefore, power loss of input capacitor first decreases and then slightly increases, while power loss of output capacitor increases as N increasing, as shown in Fig. 12.

Since the reliability evaluation is based on mission profile rather than $P_{t,rated}$, power loss in full power range with different cell numbers is necessary. Fig. 13 illustrates power loss of IGBT modules and capacitors in full power range. For a specific $P_{t,sys}$, power loss with different cell numbers can be obtained in Fig. 14, and a figure like Fig. 12 can be plotted.

As shown in Fig. 13(c) and (d), the trends of input capacitor power loss changing with N are different when $P_{t,sys}$ is different, whereas the trends of output capacitor power loss are similar and always monotone increasing. Since power loss of capacitors determines their hotspot temperature, and then determines their reliability, their power loss on the average

Fig. 13. Power loss of IGBT modules and capacitors in full power range.

transmission power (P_t^{ave}) can describe the trend of their lifetime, shown as the vertical dotted line in Fig. 13(c) and (d). Therefore, the lifetime of the input capacitor first increases and then decreases, while the power loss of the output capacitor monotonously decreases, as N increasing.

As shown in Fig. 13 (a) and (b), with different $P_{t,sys}$, power loss of primary IGBT module always decreases as N increasing, and power loss of secondary IGBT module always increases. It means that the explanation of IGBT power loss applies in full power range. However, for IGBT modules, the fluctuation amplitude of T_j has more significant effects on their reliability than T_j . The curve with the steeper slope in Fig. 13(a) and (b) corresponds to the redundancy design with larger T_j fluctuation amplitude, which indicates shorter lifetime for the specific mission profile. Thus, primary IGBT module lifetime increases, while secondary IGBT module lifetime decreases.

V. CELL REDUNDANCY DESIGN METHOD

Based on the former result analysis, a simplified system reliability evaluation method is proposed in this section. This method is applied in the next proposed cell redundancy design method considering both reliability and efficiency. The mission profile is taken into account when calculating the reliability and average efficiency of DC-SST. The best cell number is obtained by solving a multi-objective optimization.

A. Simplified System Reliability Evaluation Method

In order to describe the relationship between reliability and lifetime, the equivalent cumulative damage rate (ED) is introduced, which is defined as the reciprocal of MTTF and represents the average failure rate considering aging. As shown in Fig. 14, the equivalent cumulative damage rate of output capacitor is about six times that of IGBT modules, while the equivalent cumulative damage rate of input capacitor is

Fig. 14. ED of different devices in the DAB cell.

Fig. 15. Comparison between reliability curves of each DAB cell obtained by complete method and simplified method.

also about three times that of IGBT modules. It means that capacitors dominate DAB cell reliability, consistent with the existing research [27]. A possible explanation is that compared with AC converters, although capacitor lifetime has no obvious variation in DC converters, PSDs in DC converters lack line-frequency junction temperature fluctuations, which prolongs PSD lifetime in the DC converter. Therefore, the reliability of a DAB cell can be simplified as (25), only consider the reliability of input and output capacitors.

$$R_{DAB}^{simp}(N, t) = R_C^{pri}(N, t) \cdot R_C^{sec}(N, t) \quad (25)$$

The reliability curves of each DAB cell with different numbers of DAB cells can also be obtained, shown as dots in Fig. 15. It is obvious that dots calculated as (25) fit lines obtained by (23). The DAB reliability error is defined as (26), which represents the similarity between reliability curves obtained by complete and simplified methods. According to Table III, when there is no redundant DAB cell, the relative error of reliability curves and lifetimes between complete and simplified methods is the maximum, due to the equivalent cumulative damage rate of capacitors is not larger enough than IGBT modules.

$$e_{(N)} = \sqrt{\int_0^{+\infty} [R_{DAB}^{simp}(N, t) - R_{DAB}(N, t)]^2 dt} \quad (26)$$

TABLE III
THE RELATIVE ERROR BETWEEN COMPLETE AND SIMPLIFIED METHODS

N	DAB Reliability Error (%)	DAB MTTF		
		Comp. (year)	Simp. (year)	Error (%)
20	0.48	44.76	45.02	0.58
21	0.09	44.47	44.51	0.11
22	0.10	40.80	40.85	0.13
23	0.10	34.90	34.95	0.15
24	0.10	28.34	28.38	0.15
25	0.07	22.04	22.07	0.13

B. Cell Redundancy Design Based on Multi-Objective Optimization

Although redundancy improves the reliability of DC-SST, it also leads to efficiency issues. Thus, redundancy design is a multi-objective optimization considering both efficiency and reliability. This optimization problem can be described as (27) and (28), where $PL_{DC-SST}(N)$ and $ED_{DC-SST}(N)$ represent the total power loss and equivalent cumulative damage rate of DC-SST when there are totally N DAB cells respectively.

$$\min F(N) = [PL_{DC-SST}(N), ED_{DC-SST}(N)]^T \quad (27)$$

$$s.t. \quad 20 \leq N \leq 25, N \in \mathbb{Z} \quad (28)$$

According to the former analysis based on Fig. 13 and Fig. 14, IGBT module power loss dominates the total power loss of DC-SST, while capacitor reliability dominates the total reliability of DC-SST. Therefore, a cell redundancy design method based on the mission profile is proposed, and (27) can be simplified as (29), where $PL_{IGBT}(N)$ and $ED_{cap}(N)$ represent the power loss calculated based on IGBT modules and equivalent cumulative damage rate calculated based on capacitors when there are totally N DAB cells respectively.

$$\min F(N) = [PL_{IGBT}(N), ED_{cap}(N)]^T \quad (29)$$

The main idea of the proposed cell redundancy design method is that both $PL_{IGBT}(N)$ and $ED_{cap}(N)$ are described according to the specific mission profile. IGBT module power loss corresponding to different P_{t_sys} can be calculated, and the power loss profile corresponding to the given mission profile can be obtained. Thus, the average of power loss profile with N cells is calculated to represent $PL_{IGBT}(N)$. Similarly, equivalent cumulative damage rates of DC-SST calculated based on capacitors reliability also contain the information of the mission profile, representing $ED_{cap}(N)$.

As shown in Fig. 16, ED_{cap} meets the minimum with one redundant DAB cell, while PL_{IGBT} meets the minimum with four. One solution of the multi-objective optimization is to construct a new optimization function with proper weight allocation of multiple objects [28]. The optimization can be obtained as (30), where $PL_{IGBT}^*(N)$ is the normalization of $PL_{IGBT}(N)$ based on the minimum PL_{IGBT} , $ED_{cap}^*(N)$ is the normalization of $ED_{cap}(N)$ based on the minimum ED_{cap} , ω_{PL}

Fig. 16. Optimization of reliability and efficiency based on mission profile.

Fig. 17. Multi-optimization result of (28).

is the weight of $PL_{IGBT}^*(N)$, and ω_{ED} is the weight of $ED_{cap}^*(N)$. ω_{PL} and ω_{ED} depend on the design requirement, and are selected as 0.3 and 0.7 respectively in this paper, due to more expectation of longer lifetime.

$$\min OP(N) = \omega_{PL} \cdot PL_{IGBT}^*(N) + \omega_{ED} \cdot ED_{cap}^*(N) \quad (30)$$

According to the result shown in Fig. 17 and Table IV, the best design is adding one redundant cell with a maximum lifetime of 38.6 years and a proper annual average efficiency of 56.4%. In this case, the redundant rate is 5%, which consists of the ratio commonly used in practice [29]. It is noticed that the result is impacted by the selection of ω_{PL} and ω_{ED} .

Besides the total power loss, the system reliability is also considered in the proposed cell redundancy design method. Since the system reliability is determined by capacitor reliability, which is significantly impacted by capacitor power loss, the proposed method regards the importance of the power loss of capacitors the same as PSDs. It is a meaningful discovery for the design of DC converters. Besides, the proposed method has the advantages of simple computation, due to the utilization of simplified models.

Based on the former analysis, there is another inference that for DC converters represented by the mentioned DC-SST, optimization of efficiency and reliability is independent. The efficiency is determined by PSD power loss, whereas the reliability is determined by capacitor reliability, which is almost

TABLE IV
OPTIMIZATION RESULTS OF THE PROPOSED METHOD

N	PL^*_{IGBT}	Efficiency (%)	ED^*_{cap}	Lifetime (year)	OP
20	1.08	54.47	1.10	36.96	1.10
21	1.04	56.40	1.00	38.27	1.01
22	1.02	57.34	1.05	35.17	1.04
23	1.01	57.78	1.16	30.84	1.11
24	1.00	57.97	1.40	25.38	1.28
25	1.00	57.97	1.75	20.05	1.53

Fig. 18. Prototype for principle verification.

TABLE V
SPECIFICATION OF DAB PROTOTYPE

Parameters	Symbol	Value
Input voltage	V_{in}	100–400 V
Output voltage	V_o	50–240 V
Switching frequency	f_s	50 kHz
Transformer ratio of transformers	k	12:7
Inductor	L	180 μ H
Input capacitor	C_i	500 μ F
Output capacitor	C_o	500 μ F

impacted by capacitor power loss.

VI. EXPERIMENTAL VERIFICATION

According to the analysis in Section V, due to the structure of ISOP DC-SST with DAB topology, redundancy does not always increase its reliability. In this section, a DAB prototype based on GS66508B is constructed as shown in Fig. 18, whose parameters are shown in Table V. Several specific operating conditions are obtained to verify the effect on inductor current of the ratio between input and output voltage in each DAB cell, and the effect on DAB characteristic currents of redundancy.

A. Voltage Ratio Effect on Inductor Current

To verify the effect on i_L of the ratio between V_{in} and V_o , the prototype operates with $P_{t,DAB} = 612.5$ W ($V_o = 175$ V, $R_L = 50 \Omega$), and i_L with different V_{in} is illustrated as Fig. 19. It is shown that when V_{in} is 300 V ($= kV_o$), i_L is almost trapezoidal wave. When V_{in} varies from 300 V to 180 V, $I_{off}^{GBT-pri}$ gradually decreases, whereas $I_{off}^{GBT-sec}$ gradually increases. Besides, i_L rms value also increases, as shown in Table VI. The experimental results validate inductor current distortion caused by V_{in} reduction, which fit the analysis according to Fig. 10 well.

Fig. 19. Experimental result of i_L waveforms with different V_{in} .

TABLE VI
RMS VALUES OF INDUCTOR CURRENT

V_{in} (V)	i_L rms value		
	Theory (A)	Experiment (A)	Error (%)
300	2.27	2.19	3.52
240	2.80	2.86	2.14
200	3.42	3.22	5.96
180	3.84	3.74	2.61

TABLE VII
EXPERIMENTAL RESULTS OF CHARACTERISTIC CURRENTS

N	V_{in} (V)	R_L (Ω)	$I_{cond}^{PSD-pri}$ (A)	$I_{cond}^{PSD-sec}$ (A)	$I_{off}^{PSD-pri}$ (A)	$I_{off}^{PSD-sec}$ (A)	I_{cap-in}^{cond} (A)	I_{cap-o}^{cond} (A)
20	171.4	50	1.294	2.218	1.353	2.228	0.556	0.914
21	163.2	52.5	1.269	2.175	1.014	2.623	0.515	0.941
22	155.8	55	1.255	2.151	0.826	2.880	0.514	0.966
23	149.1	57.5	1.260	2.160	0.732	3.103	0.526	1.172
24	142.8	60	1.266	2.170	0.637	3.308	0.543	1.309
25	137.1	62.5	1.282	2.198	0.518	3.481	0.580	1.515

B. Redundancy Effect on Characteristic Currents

Besides V_{in} decrease, redundancy also reduces $P_{t,DAB}$ with the same $P_{t,sys}$. Therefore, the prototype operates with $V_o = 100$ V, and R_L is varied continually to imitate the variation of $P_{t,DAB}$ in the DC-SST with $P_{t,sys} = 4$ kW when N changes. When there is no redundancy, $V_{in} = 171.43$ V ($= kV_o$). If the initial cell number $N_0 = 20$, the total input voltage of DC-SST is 3428.6 V. Thus, the experimental result of DAB characteristic currents analyzed in Fig. 11 is illustrated in Table VII and Fig. 20. The result shows that as N increasing, both $I_{cond}^{PSD-pri}$ and $I_{cond}^{PSD-sec}$ are almost constant, both $I_{off}^{PSD-sec}$ and I_{cap-o}^{cond} increases, $I_{off}^{PSD-pri}$ decreases, while I_{cap-in}^{cond} first slightly decreases and then slightly increases. All of these characteristic currents have similar trends to analysis results in Fig. 11. Therefore, power loss and thermal stress of them can be obtained, which are similar as analysis in trend. Efficiency and reliability are accordingly influenced by redundancy, and the optimization is able to find the optimal redundancy design.

According to the analysis in Section IV, this phenomenon exists as long as there is imbalance between input and output voltage in each cell. Thus, the proposed optimization is suitable for any ISOP isolation DC-SST with different control methods.

Fig. 20. Experimental DAB characteristic currents.

VII. CONCLUSION

In this paper, a redundancy design method of the modular DC-SST utilized in power distribution applications is proposed considering both reliability and efficiency. Firstly, the reliability is evaluated, considering the long-term mission profile and aging of critical devices. Besides, the power loss models of the PSD and the capacitor taking into account the cell number are given. The power loss of DC-SST considering the long-term mission profile is computed. According to evaluation results, the efficiency of the DC-SST is dominated by IGBTs, whereas the reliability of it is dominated by capacitors. Therefore, a simplified reliability model of DC-SST is proposed, and a power loss approximate calculation is utilized for simpler optimization description and solution. With the evaluation of both reliability and efficiency considering different cell numbers, a multi-objective optimization is solved to realize the optimal redundancy design. The result shows that one redundant cell is optimal, with a maximum lifetime of 38.6 years and a proper annual average efficiency of 56.4%. In this case, the redundant rate is 5%, which consists of the redundant rate commonly used in practice. Experimental results based on a prototype verify the analysis in the proposed method.

The proposed method is credible since the long-term mission profile is taken into account, and suitable for all of the ISOP isolation DC-SSTs with different control methods. Besides, it also rediscovers the importance of capacitor power loss, and provides a guideline for device selection. IGBTs with low power loss are selected to increase efficiency, and capacitors with low power loss are selected to meet lifetime requirements.

REFERENCES

- [1] Z. Li, F. Gao, C. Zhao, Z. Wang, H. Zhang, P. Wang, and Y. Li, "Research review of power electronic transformer technologies" in *Proceedings of the CSEE*, vol. 38, no. 2, pp. 1274–1289, Mar. 2018.
- [2] K. Ma, M. Liserre, F. Blaabjerg, and T. Kerekes, "Thermal loading and lifetime estimation for power device considering mission profiles in wind power converter," in *IEEE Transactions on Power Electronics*, vol. 30, no. 2, pp. 590–602, Feb. 2015.
- [3] H. Liu, K. Ma, Z. Qin, P. C. Loh, and F. Blaabjerg, "Lifetime estimation of MMC for offshore wind power HVDC application," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 2, pp. 504–511, Jun. 2016.
- [4] H. Huang and P. A. Mawby, "A lifetime estimation technique for voltage source inverters," in *IEEE Transactions on Power Electronics*, vol. 28, no. 8, pp. 4113–4119, Aug. 2013.
- [5] Q. Ma, "Optimized design and reliability evaluation of DC solid state transformer based on SiC MOSFET," M. S. thesis, School of Electrical Engineering, Chongqing University, Chongqing, China, 2017.
- [6] J. E. Huber and J. W. Kolar, "Optimum number of cascaded cells for high-power medium-voltage AC-DC converters," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 1, pp. 213–232, Mar. 2017.
- [7] P. Tu, S. Yang, and P. Wang, "Reliability- and cost-based redundancy design for modular multilevel converter," in *IEEE Transactions on Industrial Electronics*, vol. 66, no. 3, pp. 2333–2342, Mar. 2019.
- [8] H. Jing, J. Xu, Y. Xu, C. Zhao, W. Jiang, and H. Zhang, "Reliability analysis of MMC considering the submodule correlations," in *Proceedings of the CSEE*, vol. 37, no. 13, pp. 175–182, Jul. 2017.
- [9] V. Samavatian, H. Iman-Eini, and Y. Avenas, "Reliability assessment of multistate degraded systems: An application to power electronic systems," in *IEEE Transactions on Power Electronics*, vol. 35, no. 4, pp. 4024–4032, Apr. 2020.
- [10] M. Chen, Y. Chen, B. Gao, W. Lai, and S. Xu, "Lifetime estimation of IGBT module considering influence of aging process on thermal parameters," in *Proceedings of the CSEE*, vol. 37, no. 18, pp. 223–232, 338, Sept. 2017.
- [11] R. Yao, H. Li, W. Lai, A. S. Bahman, and F. Iannuzzo, "Lifetime analysis of metallized polypropylene capacitors in modular multilevel converter based on finite element method," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Early Access.
- [12] Y. Wang, K. Wang, C. Li, Z. Zheng, and Y. Li, "System-level efficiency evaluation of isolated DC/DC converters in power electronics transformers for medium-voltage DC systems," in *IEEE Access*, vol. 7, pp. 48445–48458, 2019.
- [13] B. Zhao, Q. Song, and W. Liu, "Efficiency characterization and optimization of isolated bidirectional DC-DC converter based on dual-phase-shift control for DC distribution application," in *IEEE Transactions on Power Electronics*, vol. 28, no. 4, pp. 1711–1727, Apr. 2013.
- [14] W. Lei, J. Liu, G. Lv, C. Lv, and R. Cao, "Review of reliability comprehensive analysis and evaluation methods for key components and system of large capacity power electronic equipment," in *High Voltage Engineering*, vol. 46, no. 10, pp. 3353–3361, Oct. 2020.
- [15] R. Cao, Y. Li, Y. Zhang, X. Liu, C. Lv, and J. Zhang, "Thermal modeling of power semiconductor devices with heat sink considering ambient temperature dynamics," in *Proceedings of 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia)*, Nanjing, China, 2020, pp. 290–295.
- [16] Y. Zhang, H. Wang, Z. Wang, Y. Yang, and F. Blaabjerg, "The impact of mission profile models on the predicted lifetime of IGBT modules in the modular multilevel converter," in *Proceedings of IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society*, Beijing, China, 2017, pp. 7980–7985.
- [17] K. C. Norris and A. H. Landzberg, "Reliability of controlled collapse interconnections," in *IBM Journal of Research and Development*, vol. 13, no. 3, pp. 266–271, May 1969.
- [18] J. Berner, "Load-cycling capability of HiPak IGBT modules," in *ABB Application Note 5SYA 2043-02*, 2012.
- [19] M. A. Miner, "Cumulative damage in fatigue Jour," in *Journal of Applied Mechanics*, vol. 12, no. 3, Jan. 1945.
- [20] C. Lv, J. Liu, Y. Zhang, W. Lei, R. Cao, and G. Lv, "Reliability modeling for metallized film capacitors based on time-varying stress mission profile and aging of ESR," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Early Access.
- [21] R. Yao, M. Zheng, H. Li, W. Lai, X. Wang, and H. Long, "Reliability modeling and analysis on metallized film capacitors for MMC," in *Proceedings of 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia)*, Busan, Korea (South), 2019, pp. 1854–1860.
- [22] D. Zhou, H. Wang, and F. Blaabjerg, "Mission profile based system-level reliability analysis of DC/DC converters for a backup power application," in *IEEE Transactions on Power Electronics*, vol. 33, no. 9, pp. 8030–8039, Sept. 2018.
- [23] ReliaSoft Corporation, "Life data analysis reference," 2015. [Online]. Available: http://reliawiki.org/index.php/Life_Data_Analysis_Reference_Book
- [24] R. Cao, Y. Zhang, Y. Li, X. Liu, C. Lv, and D. Liu, "Redundant design of modular DC solid-state transformer based on the long term reliability evaluation," in *Proceedings of 2020 4th International Conference on*

HVDC (HVDC), Xi'an, China, 2020, pp. 730–735.

- [25] F. Richardeau and T. T. L. Pham, "Reliability calculation of multilevel converters: Theory and applications," in *IEEE Transactions on Industrial Electronics*, vol. 60, no. 10, pp. 4225–4233, Oct. 2013.
- [26] X. Yu and A. M. Khambadkone, "Reliability analysis and cost optimization of parallel-inverter system," in *IEEE Transactions on Industrial Electronics*, vol. 59, no. 10, pp. 3881–3889, Oct. 2012.
- [27] S. Peyghami, P. Davari, and F. Blaabjerg, "System-level reliability-oriented power sharing strategy for DC power systems," in *IEEE Transactions on Industry Applications*, vol. 55, no. 5, pp. 4865–4875, Sept.–Oct. 2019.
- [28] G. Adinolfi, G. Graditi, P. Siano, and A. Piccolo, "Multiobjective optimal design of photovoltaic synchronous Boost converters assessing efficiency, reliability, and cost savings," in *IEEE Transactions on Industrial Informatics*, vol. 11, no. 5, pp. 1038–1048, Oct. 2015.
- [29] P. Yu, W. Fu, L. Wang, Z. Zhou, G. Wang, and Z. Zhang, "Reliability-centered maintenance for modular multilevel converter in HVDC transmission application," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Early Access.

Yang Li received the B.S. degree in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 2019. He is currently working toward the Ph.D. degree in electrical engineering at Xi'an Jiaotong University, Xi'an, China.

His research interests include reliability evaluation and optimization design of power electronic systems.

Yan Zhang received the Ph.D. degree in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 2014. He is currently an Associate Professor with the School of Electrical Engineering, XJTU. From early 2016 to 2017, he was a Postdoctoral Research Fellow with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada. He has presided over research projects of the National Natural Science Foundation, the China Postdoctoral Science and Province Foundation, and the State Key Lab Foundation. He has authored or coauthored more than 70 technical papers in peer reviewed journals and conference proceedings and holds 10 China issued invention patents.

His research interests include topology, model and control of power electronic systems, high-efficiency resonant power converters, and power electronics equipment reliability.

Rui Cao received the B.S. degree in electrical engineering from Hefei University of Technology, Hefei, China, in 2018. He is currently pursuing the M.S. degree in electrical engineering at Xi'an Jiaotong University, Xi'an, China.

His research interests include thermal modeling of power semiconductor devices, reliability evaluation of power electronic systems and optimization design of power electronic systems.

Xue Liu received the B.S. degree in electrical engineering from Changsha University of Science and Technology, Changsha, China, in 2019. She is currently pursuing the M.S. degree in electrical engineering with Xi'an Jiaotong University, Xi'an, China.

Her research interest includes reliability evaluation and optimization design of power electronic systems.

Chunlin Lv received the B.S. degree in electrical engineering from Chongqing University, Chongqing, China, in 2018. He is currently working toward the Ph.D. degree in electrical engineering at Xi'an Jiaotong University, Xi'an, China.

His research interests include reliability modeling of capacitors, reliability evaluation of power electronic systems and optimization design of power electronic systems.

Jinjun Liu received the B.S. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 1992 and 1997, respectively.

He then joined the XJTU Electrical Engineering School as a faculty. From late 1999 to early 2002, he was with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Scholar. In late 2002, he was promoted to a Full Professor and then the Head of the Power Electronics and

Renewable Energy Center at XJTU, which now comprises more than 20 faculty members and over 200 graduate students and carries one of the leading power electronics programs in China. From 2005 to early 2010, he served as an Associate Dean of Electrical Engineering School at XJTU, and from 2009 to early 2015, the Dean for Undergraduate Education of XJTU. He is currently a XJTU Distinguished Professor of Power Electronics. He coauthored 3 books (including one textbook), published over 500 technical papers in peer-reviewed journals and conference proceedings, holds over 50 invention patents (China/US/Europe), and delivered for many times plenary keynote speeches and tutorials at IEEE conferences or China national conferences in power electronics area. His research interests include modeling, control, and design methods for power converters and electrified power systems, power quality control and utility applications of power electronics, and micro-grids for sustainable energy and distributed generation.

Dr. Liu received for eight times governmental awards at national level or provincial/ministerial level for scientific research/teaching achievements. He also received the 2006 Delta Scholar Award, the 2014 Chang Jiang Scholar Award, the 2014 Outstanding Sci-Tech Worker of the Nation Award, the 2016 State Council Special Subsidy Award, the IEEE Transactions on Power Electronics 2016 Prize Paper Award, and the Nomination Award for the Grand Prize of 2020 Bao Steel Outstanding Teacher Award. He served as the IEEE Power Electronics Society Region 10 Liaison and then China Liaison for 10 years, an Associate Editor for the *IEEE Transactions on Power Electronics* for 13 years, 2015–2019 Executive Vice President and 2020–2021 Vice President for membership of IEEE PELS, and was elevated IEEE Fellow in 2018. He was on the Board of China Electrotechnical Society 2012–2020 and was elected the Vice President in 2013 and the Secretary General in 2018 of the CES Power Electronics Society. Since 2013, he has been the Vice President for International Affairs, China Power Supply Society (CPSS) and since 2016, the inaugural Editor-in-Chief of *CPSS Transactions on Power Electronics and Applications*. Since 2013, he has been serving as the Vice Chair of the Chinese National Steering Committee for College Electric Power Engineering Programs.