Research on Key Performance of Novel Interleaved Parallel High-Gain DC/DC Converter

Yongle Ai, Xing Li, Qunfeng Liu, and Haijun Tao

Abstract—Due to the problem of the low output voltage of photovoltaic power generation system and the high demand for DC bus voltage in grid connection, a non-isolated high-gain DC/DC converter with a voltage multiplier cell (VMC) structure is proposed. The converter provides equal current between each phase of VMC, the voltage ripple of each stage can be effectively suppressed, and achieve high gain at low duty cycle. The steady-state analysis of the converter in continuous conduction mode is given, and an experimental prototype with an output power of 200 W is developed. The experimental results show these advantages which are the output voltage level of converter can be adjusted by increasing or decreasing the number of VMC unit according to the demand, and each stage of VMC has equal current, and the voltage ripple can be effectively suppressed, as well as the use of staggered parallel input form suppresses the input current ripple and is controlled easily.

Index Terms—DC/DC converter, high gain, non-isolated, voltage multiplier cell.

I. INTRODUCTION

AS the contradiction between energy and environmental issues becomes more and more prominent, the development and utilization of renewable energy such as light energy and wind energy has attracted more and more attention [1]. However, the output DC voltage from the photovoltaic panel is low, generally not exceeding 50 V, which cannot meet the requirements of the DC load or the voltage level required on the input side of the grid-connected inverter. According to the different inverter structures, the DC side voltage usually needs to be above 380 V. The traditional Boost converter has been unable to meet the demand, the research of the high gain converter is imperative [2].

High-gain converters can be divided into two types: isolated and non-isolated according to whether they are isolated or not

[3]. The isolated converter achieves a higher voltage gain by increasing the transformer turns ratio, but due to the large input current ripple, low operating efficiency, low power density, large size, high cost, and leakage inductance and EMI, so it is suitable for occasions where there is no high requirement for efficiency [4].

There are many solutions for non-isolated converters, and the specific forms are mainly coupled inductors, converter cascades, switched inductors, switched capacitors, etc. [5]–[7]. The cascading of multiple Boost converters can effectively increase the gain, but the voltage stress supporting to the switch device and the diode is still high. With the increase of the number of cascades, the power conversion efficiency decreases, and the stability of the converter is difficult to maintain [8]–[10]. Literature [11] combined with switched capacitors and inductors to form a high-gain structure, which reduced the voltage stress of diodes and switch device, but made the circuit structure to complex. Literature [12] proposed a non-isolated modular multi-input high-gain DC/DC converter topology, each input source corresponds to an input module, and as the number of modules increases, the converter voltage gain increases, but each input module use more inductances, capacitances and switches, so the structure of the converter is complex, and the overall efficiency is difficult to improve. The converter topology proposed in [13] is based on a diode capacitor boosting unit. The structure and control of the converter is simple relatively. In theory, the number of input sources can be infinitely increased and each input source is independent of each other, but the voltage gain of this topology is low. Achieving a higher transformation ratio requires the use of more booster units, and the diodes connected in series at the input end will greatly reduce the efficiency of the circuit. Literature [14]–[15] improves the output voltage gain by connecting a switched capacitor structure to the three-port network of the Boost converter. The number of boost units can be adjusted according to demand. The structure is simple and the input current ripple is small, but when the power increases, the loss increases, the efficiency is difficult to improve, suitable for small power occasions.

In order to achieve higher voltage gain and reduce the voltage stress of the switching device, this paper uses a two-phase interleaved parallel technology combined with a boost unit to propose a new type of non-isolated high-gain DC/DC converter, which has small input current ripple and gain features of high coefficient. The article first gives the working principle in continuous conduction mode, then gives the

Manuscript received July 2, 2020; revised August 23, 2020; accepted September 15, 2020. Date of publication December 30, 2020; date of current version December 4, 2020. This work was supported in part by the National Natural Science Foundation of China under Grant 51777060 and in part by Research Project of Science and Technology in Henan Province under Grant 192102210228.

Y. Ai, X. Li, and H. Tao are with School of Electrical Engineering and Automation, Henan Polytechnic University, Jiaozuo 454100, China (e-mail: aiyongle@hpu.edu.cn; 3724883@qq.com; taohj99@hpu.edu.cn).

Q. Liu is with Hebi Electric Power Company, State Grid Henan Electric Power Corporation, Hebi 458000, China (e-mail: 982728309@qq.com).

Digital Object Identifier 10.24295/CPSSPEA.2020.00030

Fig. 1. High voltage Boost converter.

Fig. 2. Part of the waveform within a switching period T_s .

steady-state characteristics, and finally gives the corresponding experimental results.

II. PRINCIPLE OF THE PROPOSED CONVERTER

The topology of the interleaved parallel high-gain DC/DC converter proposed in this paper is shown in Fig. 1. The input power V_{in} , the switch devices S_1 , S_2 and the inductors L_1 , L_2 together form a staggered parallel structure. The capacitors C_{1a} – C_{3b} and the diodes D_{1a} – D_{3b} form a VMC. C_o is used as filter capacitor to supply power to load R .

To simplify the analysis process, the following assumptions are made:

- (1) The inductor current i_{L1} , i_{L2} are continuous;
- (2) Each capacitor is large enough to ignore the ripple on all capacitors;
- (3) All devices are ideal, ignoring the influence of parasitic parameters.

- (4) The switches S_1 and S_2 adopt interleaved control, the driving signals are the same, but the phases are different by 180° , and the duty ratios are equal and greater than 0.5.

This article only discusses the case where the duty cycle $D > 0.5$, that is, when $D = 0.65$, Part of the working waveforms of each device of the converter in a switching cycle T_s is shown in Fig. 2. According to the different turn-on and turn-off conditions of the switches S_1 and S_2 , the switching state of the converter can be divided into the following four modes within one switching period T_s . The equivalent circuit diagrams of

Fig. 3. The equivalent circuit. (a) Mode 1. (b) Mode 2. (c) Mode 4.

various switching modes are shown in Fig. 3.

Switch mode 1 $[t_0-t_1]$ (shown in Fig. 3(a)): In this switch mode, the switches S_1 and S_2 are all on and all diodes are off. The input power source charges the inductors L_1 and L_2 through switches S_1 and S_2 respectively. The voltage across the inductors L_1 and L_2 is the input voltage. The currents i_{L1} and i_{L2} flowing in L_1 and L_2 rise linearly, and all the capacitor voltages in the converter remain unchanged. Capacitor C_o supplies power to the load. At time t_1 , S_2 is turned off, S_1 continues to be turned on, the time for switch mode 1 is over, The relationship between variables in switch mode 1 is shown in (1),

$$u_{L1} = u_{L2} = u_{in} \quad (1)$$

Switching mode 2 $[t_1-t_2]$ (shown in Fig. 3(b)): At time t_1 , S_2 is turned off, S_1 continues to remain on, the inductor current i_{L1} continues to rise linearly, i_{L2} decreases linearly, and the current i_{L2} of inductor L_2 flows through the diode D_{1a}, D_{1b}, D_{3a} and D_{3b} ,

and the capacitors C_{1a} , C_{1b} and C_{3a} are charged. During this time, the inductance L_2 and the capacitor C_{2a} are discharged. Therefore, the capacitor voltages $u_{C_{1a}}$, $u_{C_{1b}}$ and $u_{C_{3a}}$ rise, and $u_{C_{2a}}$ decreases. At time t_2 , switch S_2 is turned on, the time of switch mode 2 is over. The relationship between variables in switch mode 2 is shown in (2),

$$\begin{cases} u_{L_1} = u_{in} \\ u_{L_2} = u_{in} - u_{C_{1a}} = u_{in} - u_{C_{1b}} = u_{in} + u_{C_{2a}} - u_{C_{3a}} \\ \quad = u_{in} + u_{C_{2a}} - u_{C_{3b}} \end{cases} \quad (2)$$

Switch mode 3 [t_2-t_3]: The same as mode 1.

Switch mode 4 [t_3-t_4] (shown in Fig. 3(c)): Switch S_1 is turned off at time t_3 , S_2 remains on, the inductor current i_{L_2} rises linearly, i_{L_1} continues to fall down linearly, and the current of inductor L_1 flows through diode D_{2a} , D_{2b} , D_{3a} and D_0 and the capacitors C_{2a} , C_{2b} and C_0 are charged. During this process, the inductance L_1 , capacitors C_{1a} , C_{1b} , C_{3a} and C_{3b} are in a discharged state, so the capacitor voltage in $u_{C_{2a}}$, $u_{C_{2b}}$ and u_{C_0} rises, and $u_{C_{1a}}$, $u_{C_{1b}}$, $u_{C_{3a}}$ and $u_{C_{3b}}$ fall down. At time t_4 , the switch S_1 is turned on, the time of switch mode 3 is over, the current cycle ends, and the next cycle is entered. The relationship between variables in switch mode 3 is shown in (3),

$$\begin{cases} u_{L_2} = u_{in} \\ u_{L_1} = u_{in} + u_{C_{1a}} - u_{C_{2a}} = u_{in} + u_{C_{1b}} - u_{C_{2b}} \\ \quad = u_{in} + u_{C_{3a}} + u_{C_{3b}} - u_0 \end{cases} \quad (3)$$

III. STEADY STATE ANALYSIS

A. Voltage Gain

According to the principle of the volt-second balance for the inductor L_1 , there will have following (4)

$$\begin{cases} u_{in} \cdot D = (u_{C_{2b}} - u_{in} - u_{C_{1b}}) \cdot (1 - D) \\ u_{in} \cdot D = (u_{C_{2a}} - u_{in} - u_{C_{1a}}) \cdot (1 - D) \\ u_{in} \cdot D = (u_{C_0} - u_{in} - u_{C_{3a}} - u_{C_{3b}}) \cdot (1 - D) \end{cases} \quad (4)$$

Same as L_1 , there will have following (5) for L_2

$$\begin{cases} u_{in} \cdot D = (u_{C_{1a}} - u_{in})(1 - D) \\ u_{in} \cdot D = (u_{C_{1b}} - u_{in})(1 - D) \\ u_{in} \cdot D = (u_{C_{3a}} - u_{in} - u_{C_{2a}})(1 - D) \\ u_{in} \cdot D = (u_{C_{3b}} - u_{in} - u_{C_{2b}})(1 - D) \end{cases} \quad (5)$$

From the circuit topology of switch modes 2 and 3,

$$\begin{cases} u_{C_{1a}} = u_{C_{1b}} \\ u_{C_{2a}} = u_{C_{2b}} \\ u_{C_{3a}} = u_{C_{3b}} \end{cases} \quad (6)$$

From (4)–(6), the following (7) can be obtained,

$$\begin{cases} u_{C_{1a}} = u_{C_{1b}} = \frac{u_{in}}{1 - D} \\ u_{C_{2a}} = u_{C_{2b}} = \frac{2u_{in}}{1 - D} \\ u_{C_{3a}} = u_{C_{3b}} = \frac{3u_{in}}{1 - D} \end{cases} \quad (7)$$

$$u_o = \frac{7u_{in}}{1 - D} \quad (8)$$

So the voltage gain is,

$$M = \frac{u_o}{u_{in}} = \frac{7}{1 - D} \quad (9)$$

It can be found from (9) that the voltage gain of the converter increases with the increase of the duty cycle, which can achieve high gain while avoiding the situation of the limit duty cycle.

B. Voltage Stress of Switch Device and Diode

Analyze the working principle in continuous conduction mode, the u_{S_1} and u_{S_2} are the voltage stress of the switches of the converter, respectively.

$$u_{S_1} = u_{S_2} = u_{C_{1a}} = \frac{1}{7}u_o \quad (10)$$

The voltage stress of diodes D_{1a} , D_{2a} , D_{3a} , D_{1b} , D_{2b} , D_{3b} and D_0 , are $u_{vpD_{1a}}$, $u_{vpD_{2a}}$, $u_{vpD_{3a}}$, $u_{vpD_{1b}}$, $u_{vpD_{2b}}$, $u_{vpD_{3b}}$ and u_{vpD_0} , then

$$u_{vpD_{1a}} = \dots = u_{vpD_{3b}} = u_{vpD_0} = u_{C_{2a}} = \frac{2}{7}u_o \quad (11)$$

Compared with the steady-state characteristics of the traditional boost converter, the voltage stresses of the switches S_1 , S_2 and diodes D_{1a} , D_{1b} , D_{2a} , D_{2b} , D_{3a} , D_{3b} , and D_0 in the proposed converter are significantly reduced, Respectively 1/7 and 2/7 of the voltage stress of the traditional boost converter. It is beneficial to protect the switching device, reduce the loss, and improve the transmission efficiency of the converter.

C. Current Stress of Switch Device and Diode

Because the currents of the inductors L_1 and L_2 are always flowing at the continuous conduction mode, the inductor current ripple can be ignored, and the two inductor currents can be replaced by the average value, namely as I_{L_1} and I_{L_2} respectively. The diode current in the converter is expressed as an average value, ignoring the current ripple during the diode conduction period. Ignore the ripple of the input current i_{in} , and set its average value to I_{in} . When the converter is operating in steady state, the average current that all capacitors flow in a cycle is 0, that is, they must meet the ampere-second balance.

I_{S_1} and I_{S_2} are the average current values of switches S_1

and S_2 , and I_{D1a} , I_{D2a} , I_{D3a} , I_{D1b} , I_{D2b} , I_{D3b} and I_{D0} are the average current values of diodes D_{1a} , D_{2a} , D_{3a} , D_{1b} , D_{2b} , D_{3b} and D_0 , respectively. In a switching cycle, the switch S_1 only has current flowing when switching modes 1, 2 and 3, so the current flowing through the switch S_1 in mode 1 is the inductor current I_{L1} , and the duration is $(2D - 1)T_s$; In mode 2, the switch S_2 is turned off, the current of the inductor L_2 flows through the four branches, but only three flows through the switch S_1 , the duration is $(1 - D)T_s$; the analysis process of the switch S_2 is similar to the above process, so it can be the average currents I_{S1} and I_{S2} of switches S_1 and S_2 are obtained as

$$\begin{cases} I_{S1} = (2D - 1)I_{L1} + (1 - D)(I_{L1} + I_{L2}) = \frac{4 - D}{7}I_{in} \\ I_{S2} = (2D - 1)I_{L2} + (1 - D)(I_{L1} + I_{L2}) = \frac{3 + D}{7}I_{in} \end{cases} \quad (12)$$

Because the average value of the current through each capacitor in a cycle is 0, so

$$I_{D1a} = I_{D2a} = \dots = I_{D3b} = I_{D0} \quad (13)$$

Also

$$\begin{cases} I_{D1a} + I_{D1b} + I_{D3a} + I_{D3b} = (1 - D)I_{L2} \\ I_{D2a} + I_{D2b} + I_{D0} = (1 - D)I_{L1} \end{cases} \quad (14)$$

From above equations, it can obtain (15) and (16)

$$I_{D1a} = I_{D1b} = I_{D2a} = I_{D2b} = I_{D3a} = I_{D3b} = I_{D0} = \frac{1 - D}{7}I_{in} \quad (15)$$

$$\begin{cases} I_{L1} = \frac{3}{7}I_{in} \\ I_{L2} = \frac{4}{7}I_{in} \end{cases} \quad (16)$$

It can be found from equation (16) that the inductor current is $3/7$ and $4/7$ of the traditional boost converter inductor current respectively. This will reduce the DC loss of the inductor and will also be beneficial to improve the transmission efficiency of the converter.

D. Comparisons of Boost Converters

Comparing the proposed converter with [13]–[15], the curve of voltage gain versus duty cycle is shown in Fig. 4. It can be seen that the proposed converter can achieve high gain at relatively small duty cycle. Table I shows the comparison results of voltage gain, switches and diode voltage stress, as well as the number of components used and the continuity of input current at the same complexity. It can be seen from the Table I that the components used in [13] are the least, but the voltage gain is low, [15] has the same voltage stress of switches and diodes, but the voltage gain of [15] has been greatly improved.

Fig. 4. Voltage gain comparison of Boost converters.

TABLE I
COMPARISON OF STEADY STATE CHARACTERISTICS AND COMPONENT USAGE

Parameters	[13]	[14]	[15]	Proposed
Voltage gain	3	$\frac{4}{1-D}$	$\frac{3}{D(1-D)}$	$\frac{7}{1-D}$
Voltage stress on switches	$\frac{1}{3}u_o$	$\frac{1}{4}u_o$	$\frac{1}{3}u_o$	$\frac{1}{7}u_o$
Voltage stress on diodes	$\frac{1}{3}u_o$	$\frac{1}{2}u_o$	$\frac{1}{3}u_o$	$\frac{2}{7}u_o$
Continuous input current	yes	yes	yes	yes
No. of switches	2	2	2	2
No. of diodes	4	8	6	7
No. of capacitors	4	7	6	7

IV. EXPERIMENTAL VERIFICATION

In order to verify the validity of the proposed converter and the correctness of theoretical analysis, simulation verification and experimental prototype verification were built.

A. Small Signal Modeling

In order to further study the steady-state process and dynamic performance of the converter, a small signal model is established and an effective controller is designed. The average equation of state in continuous conduction mode can be expressed as,

$$\begin{cases} L_1 \frac{d\langle i_{L1} \rangle}{dt} = \langle u_{in} \rangle - \frac{1}{7}(1-d)\langle u_o \rangle \\ L_2 \frac{d\langle i_{L2} \rangle}{dt} = \langle u_{in} \rangle - \frac{1}{7}(1-d)\langle u_o \rangle \\ C_{1a} \frac{d\langle u_{C1a} \rangle}{dt} = \dots = C_{3b} \frac{d\langle u_{C3b} \rangle}{dt} = 0 \\ C_o \frac{d\langle u_{Co} \rangle}{dt} = \frac{1}{7}(1-d)\langle i_{in} \rangle - \frac{\langle u_o \rangle}{R} \\ \langle i_{in} \rangle = \langle i_{L1} \rangle + \langle i_{L2} \rangle \end{cases} \quad (17)$$

Among them, $\langle i_{L1} \rangle, \langle i_{L2} \rangle, \langle u_{in} \rangle, \langle u_o \rangle, \langle u_{C1a} \rangle \dots \langle u_{C3b} \rangle, \langle u_{C0} \rangle$ are the average value of $i_{L1}, i_{L2}, u_{C1a}, \dots, u_{C3b}, u_{C0}$. The perturbation is added to them, and all of them satisfy the formula (18),

$$\left\{ \begin{array}{l} \langle u_{in} \rangle = U_{in} + \hat{u}_{in} \\ d = D + \hat{d} \\ \langle i_{L1} \rangle = I_{L1} + \hat{i}_{L1} \\ \langle i_{L2} \rangle = I_{L2} + \hat{i}_{L2} \\ \langle i_{in} \rangle = I_{L1} + I_{L2} + \hat{i}_{L1} + \hat{i}_{L2} \\ \langle u_o \rangle = U_o + \hat{u}_o \end{array} \right. \left\{ \begin{array}{l} \hat{u}_{in} \ll U_{in} \\ \hat{d} \ll D \\ \hat{i}_{L1} \ll I_{L1} \\ \hat{i}_{L2} \ll I_{L2} \\ \hat{i}_{in} \ll i_{in} \\ \hat{u}_o \ll U_o \end{array} \right. \quad (18)$$

By introducing (18) into (17), and eliminating DC component and omitting high-order component, the linear equivalent (19) of AC small signal is obtained,

$$\left\{ \begin{array}{l} L_1 \frac{d\hat{i}_{L1}}{dt} = \hat{u}_{in} - \frac{1}{7}(1-D)\hat{u}_o + \frac{1}{7}U_o\hat{d} \\ L_2 \frac{d\hat{i}_{L2}}{dt} = \hat{u}_{in} - \frac{1}{7}(1-D)\hat{u}_o + \frac{1}{7}U_o\hat{d} \\ C_o \frac{d\hat{u}_o}{dt} = \frac{1}{7}(1-D)\hat{i}_{in} - \frac{1}{7}I_{in}\hat{d} - \frac{\hat{u}_o}{R} \\ \hat{i}_{in} = \hat{i}_{L1} + \hat{i}_{L2} \end{array} \right. \quad (19)$$

By Laplace transformation of (19), the control output voltage transfer function $G_{ud}(s)$ and the control input current transfer function $G_{id}(s)$ can be obtained,

$$G_{ud}(s) = \left. \frac{\hat{u}_o(s)}{\hat{d}(s)} \right|_{\hat{u}_{in}(s)=0} = \frac{U_o ab - 7sL_1L_2I_{in}}{7sL_1L_2\left(\frac{7}{R} + 7sC_o\right) + a^2b} \quad (20)$$

$$G_{id}(s) = \left. \frac{\hat{i}_{in}(s)}{\hat{d}(s)} \right|_{\hat{u}_{in}(s)=0} = \frac{\left[\left(\frac{7}{R} + 7sC_o\right)U_o + aI_{in}\right]b}{7sL_1L_2\left(\frac{7}{R} + 7sC_o\right) + a^2b} \quad (21)$$

Where

$$a = 1 - D, b = L_1 + L_2 \quad (22)$$

The double closed-loop control strategy is adopted and the controller is designed according to the transfer functions shown in (20) and (21).

According to the control block diagram shown in Fig. 5, the converter is simulated to study the anti-interference ability of the converter. As shown in Fig. 6, when $t = 0.25$ s, the input voltage jumps from 20 V to 25 V, the dynamic response time of voltage closed-loop control is about 0.16 s, and the dynamic response time of double closed-loop control is about

Fig. 5. Block diagram of double closed loop control system.

Fig. 6. Comparison between voltage closed loop control and double closed loop control.

TABLE II
PARAMETERS LISTED USED IN SIMULATION

Parameter	Value
Input voltage V_{in}/V	20
Output voltage V_o/V	400
Output load R/Ω	800
Switching frequency f_s/kHz	100
Inductance $L_1, L_2/\mu H$	100
Capacitance $C_{1a}-C_{3b}/\mu F$	10
Capacitance $C_o/\mu F$	22

0.08 s, which has better anti-interference ability than double closed-loop control. Where $H_1 = 0.05$, $H_2 = 0.3$, $u_{ref} = 2$ V, $G_w(s) = 0.2\left(1 + \frac{1}{0.001s}\right)$, $G_m(s) = 0.4\left(1 + \frac{1}{0.25 \times 10^{-4}s}\right)$.

B. Simulation Verification

Based on MATLAB/simulink simulation environment, a staggered parallel high-gain converter model was built for simulation. The specific parameters in the circuit are shown in Table II.

The experimental waveforms measured according to the simulation model are shown in Fig. 7. It can be seen from Fig. 7(a) and (b) that the duty ratios D_1 and D_2 of the switch devices S_1 and S_2 are $D = 0.65$, and the input voltage and output voltage are 20 V and 400 V, respectively, where high gain can be achieved by working at a low duty cycle, and the result is consistent with theoretical analysis. The waveforms

Fig. 7. Simulation waveform.

Fig. 8. Experimental prototype.

of the input current i_{in} and the inductor currents i_{L1} and i_{L2} are shown as Fig. 7(c). It can be seen that the average values of the inductor currents i_{L1} and i_{L2} are similar, which can automatically share the current and reduce the inductor current stress. The ripple frequency of the input current i_{in} is twice the ripple frequency of the inductor current i_{L1} and i_{L2} , and the size of the converter can be reduced due to the input current ripple reducing.

C. Experimental Verification

Based on the above analysis, an experimental prototype with a rated power of 200 W is built, as shown in Fig. 8, and the specific parameters are shown in Table II. The switch device is IRFP264, and the diode is MUR840.

Through the test of the above prototype, the main experimental waveforms obtained are shown in Fig. 9.

It can be seen from Fig. 9(a) that the duty ratio $D = 0.65$ of the switch S_1 and S_2 , working in the low duty cycle state, the currents through the two inductors L_1 and L_2 are close to each other, and the phases are different from each other by 180° . The result from the experiment is consistent with the above analysis of the input current, and the input current ripple is effectively suppressed. It can be seen from Fig. 9 (b₁)–(b₃) that the voltage stress of the two switch tubes is about 57 V, which is 1/7 of the output voltage, and the voltage stress of the diode is about 114 V, which is 2/7 of the output voltage. The result from the experiment is consistent with the analysis result of (10) and (11).

Also from Fig. 9(c₁) and (c₂) it can be seen that the input and output voltage are 20 V and 400 V, respectively. The

Fig. 9. Experimental waveforms.

Fig. 10. Efficiency curve with different loads.

output voltage gain of the converter is 20 times which is 7 times of the traditional boost converter, which is consistent with the analysis results. The capacitor voltage is related to the number of VMC. The first level is about 57 V, the second level is about 114 V, and the third level is about 171 V, which is consistent with (7). The currents flowing through the switch S_1 , S_2 and the diodes are shown in Fig. 9(d)–(f). It can be seen that the currents flowing in the diodes are equal, that is, the currents flowing through each VMC are equal, and the voltage ripple is effectively suppressed.

Efficiency curve is shown in Fig. 10. The efficiency evaluation of the proposed novel converter is in the range of 80–200 W output power, and the peak efficiency is about 97% when the output power P_O is 160 W.

V. CONCLUSION

A novel interleaved parallel high-gain DC/DC converter is studied in this paper based on voltage multiplication cell. The working principle of the converter topology, steady state analysis and experimental verification of the feasibility of the topology are completed. The conclusions are as follows:

- (1) The voltage stress of the switch device and the diode is greatly reduced, so it is beneficial to reduce the circuit cost, reduce losses, and improve the efficiency of the converter by choosing a switching device with a lower withstand voltage.
- (2) It can work in a small duty cycle state to achieve high gain of the circuit while reducing the current stress of the switching device.
- (3) According to the different voltage level requirements of the application, the appropriate number of VMC units can be introduced to flexibly adjust the voltage level.

REFERENCES

- [1] A. A. Fardoun and E. H. Ismail, "Ultra step-up DC-DC converter with

- reduced switch stress,” in *IEEE Transactions on Industry Applications*, vol. 46, no. 5, pp. 2025–2034, Sept. 2010.
- [2] G. Wu, X. Ruan, and Z. Ye, “Nonisolated high step-up DC-DC converters adopting switched-capacitor cell,” in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 1, pp. 383–393, Jan. 2015.
 - [3] Y. Ye and K. W. E. Cheng, “Quadratic Boost converter with low buffer capacitor stress,” in *IET Power Electronics*, vol. 7, no. 5, pp. 1162–1170, May 2014.
 - [4] A. A. A. Freitas, F. L. Tofoli, E. M. Sá Júnior, S. Daher, and F. L. M. Antunes, “High-voltage gain DC-DC Boost converter with coupled inductors for photovoltaic systems,” in *IET Power Electronics*, vol. 8, no. 10, pp. 1885–1892, Oct. 2015.
 - [5] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, “Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications,” in *IEEE Transactions on Power Electronics*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
 - [6] B. P. R. Baddipadiga, V. A. Prabhala, and M. Ferdowsi, “A family of high-voltage gain DC-DC converters based on a generalized structure,” in *IEEE Transactions on Power Electronics*, vol. 33, no. 10, pp. 8399–8411, Oct. 2018.
 - [7] M. Shaneh, M. Niroomand, and E. Adib, “Non-isolated interleaved bidirectional DC-DC converter with high step voltage ratio and minimum number of switches,” in *IET Power Electronics*, vol. 12, no. 6, pp. 1510–1520, May 2019.
 - [8] F. L. Luo and H. Ye, “Positive output cascade boost converters,” in *IEEE Proceedings-Electric Power Applications*, vol. 151, no. 5, pp. 590–606, Sept. 2004.
 - [9] N. Zhang, G. Zhang, K. W. See, and B. Zhang, “A single-switch quadratic Buck-Boost converter with continuous input port current and continuous output port current,” in *IEEE Transactions on Power Electronics*, vol. 33, no. 5, pp. 4157–4166, May 2018.
 - [10] D. Cao, S. Jiang, and F. Z. Peng, “Optimal design of a multilevel modular capacitor-clamped DC-DC converter,” in *IEEE Transactions on Power Electronics*, vol. 28, no. 8, pp. 3816–3826, Aug. 2013.
 - [11] W. Li, Y. Zhao, Y. Deng, and X. He, “Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion,” in *IEEE Transactions on Power Electronics*, vol. 25, no. 9, pp. 2397–2408, Sept. 2010.
 - [12] K. Varesi, S. H. Hosseini, M. Sabahi, and E. Babaei, “Modular non-isolated multi-input high step-up DC-DC converter with reduced normalised voltage stress and component count,” in *IET Power Electronics*, vol. 11, no. 6, pp. 1092–1100, May 2018.
 - [13] B. Wu, S. X. Li, K. M. Smedley, and S. Singer, “A family of two switch boosting switched capacitor converters,” in *IEEE Transactions on Power Electronics*, vol. 30, no. 10, pp. 5413–5424, Oct. 2015.
 - [14] L. W. Zhou, B. X. Zhu, Q. M. Luo, and S. Chen, “Interleaved non-isolated high step-up DC/DC converter based on the diode-capacitor multiplier,” in *IET Power Electronics*, vol. 7, no. 2, pp. 390–397, Feb. 2014.
 - [15] A. Rajaei, R. Khazan, M. Mahmoudian, M. Mardaneh, and M. Gitizadeh, “A dual inductor high step-up DC/DC converter based on the cockcroft-walton multiplier,” in *IEEE Transactions on Power Electronics*, vol. 33, no. 11, pp. 9699–9709, Nov. 2018.

Yongle Ai was born in China. He received the B.S. degree in Power Electronics from Xi'an University of Technology, Xi'an, China, in 1987, received the M.S. degree in Electrical Engineering from Southwest Jiaotong University, Chengdu, China, in 1995, and the Ph.D. degree from the University of Stellenbosch, Stellenbosch, South Africa, in 2006.

He joined the Henan Polytechnic University from 1987 to now. He is currently a Professor at School of Electrical Engineering and Automation, Henan Polytechnic University, China. His research interests include multiphase AC machine control and power system filter. Prof. Ai is a member of Chinese Society for Electrical Engineering.

Xing Li was born in China. He received the B.S. degree in Electrical Engineering and Automation from Henan Normal University, Xinxiang, China, in 2016. He is currently pursuing M.S. degree in electrical engineering and automation at Henan Polytechnic University. His research direction is high gain DC / DC converter topology and control.

Qunfeng Liu was born in China. In 2017 and 2020, he obtained a bachelor's degree and a master's degree in electrical engineering and automation from Henan University of Technology, Jiaozuo, China. His current research interests include power system analysis and micro-grid control. Now, he works in Hebi Electric Power Company, State Grid Henan Electric Power Corporation. M.S. Liu is a member of Chinese Association for Artificial Intelligence.

Haijun Tao was born in Henan, China, in 1980. He received the B.E. and M.S. degree from Henan Polytechnic University, Jiaozuo, China, in 2003 and 2006, respectively, and the Ph.D. degrees from Beijing University of Technology, Beijing, China, in 2016. He is currently a Associate Professor with the School of Electrical Engineering and Automation, Henan Polytechnic University. His research interests include electric drive, hybrid microgrid, switching power supply.