Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination | IEEE Conference Publication | IEEE Xplore