Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores | IEEE Conference Publication | IEEE Xplore