A 9 to 12.1 GHz Sub-Sampling ADPLL based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting less than 90fs Jitter and a peak FoMj of -248 dB in 16nm FinFet CMOS | IEEE Conference Publication | IEEE Xplore