



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 10 Issue: VII Month of publication: July 2022

DOI: https://doi.org/10.22214/ijraset.2022.45613

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



CAN FD Data Link Layer with Message Authentication Using Secure Hash Algorithm (SHA-256)

Athira M¹, Dr. Anita R², Dr. Yogesh G S³ ¹Student, VLSI & ES, Dept. of ECE, EPCET, VTU Belagavi, Bengaluru, India ²Associate Professor, ³HOD, Dept. of ECE, EPCET, VTU Belagavi, Bengaluru, India

Abstract: CAN stands for Controller Area Network. CAN is the major protocol used in Automobile industry. Through the CAN protocol, all the critical electronics devices exchange the messages to smoothly perform the actions within the automobiles/vehicles.

As the technology is the integral part of our life, the vehicles also connected to the networks through the SW clouds or IoT applications. When any system is exposed to network, there exists the scope for cyber attack. As the vehicles use the classical CAN protocol for all the node to node communication using CAN messages, the CAN message field is the interesting part to study & improvise.

If the CAN message field is protected using Cryptography, then any attacks will change the CAN messages. But it is not possible to change the authentication filed as per the changed message since only the authorized nodes will have the proper keys or Hashes (based on the Algorithm used). So, the receiver node will neglect the messages which fails with Authentication. As the receiving node discards the message which fails in the authentication, that node will be protected although any of the messages it received might be compromised.

I. INTRODUCTION

The work aims at developing a CAN controller with Message authentication algorithm. CAN is serial communication protocol used for real-time, safety critical functions inside road vehicles and other controlled applications. It is a multi-master protocol and most widely used inside vehicles.

Below are the main characteristics of the CAN protocol:

- 1) The maximum bitrate is 1Mbps in the classical CAN bus;
- 2) high speed CAN bus bitrate can vary from 125kbps to 1Mbps, while low speed CAN bus bitrate from 5kbps to 125kbps;
- *3)* CAN Flexible Data rate (FD), the bitrate is up to 8 Mbps with a payload size of 8 bytes in Classical CAN and up to 64 bytes in CAN FD;
- 4) CAN uses different frame types to carry the information among the connected nodes
- *a)* Data Frame: contains the data payload
- b) Remote Frame: used to ask for the transmission of data frame with the same identifier from another node on the bus.
- c) Error frame indicates that there is an error in the bus and this frame can be used by any node.
- d) Overload Frame is used when a node on the bus is too busy to receive data from another node.
- 5) Also, CAN message has a packet format with Headers and delimiters carrying the data/frames in between. We are going to introduce the Message authentication code (MAC) in the frames to confirm the data integrity.

II. PROPOSED WORK

By analyzing the problem, it is understood that the basic working principle of Automobiles/vehicles is the CAN protocol. As per the default CAN protocol, the Can messages do not carry any security/authentication options. The solution to the cyber attacks could be countered by the message authentication. If at all any information is compromised, the authentication checksums/keys will protect the system from accepting such CAN messages in the receiver node.


Hence, although there is a malicious message intruded in the In-Vehicle network, but it cannot harm the system.

So, the work related to CAN protocol implementation with Message Authentication is targeted.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 10 Issue VII July 2022- Available at www.ijraset.com




III. ARCHITECTURE

- 1) IDLE: Default state. Whenever BUS is Free & data is ready to be sent, FSM goes to TXSoF.
- 2) TXSoF: Send bit '0'. After that FSM goes to TxARB.
- 3) TxARB: Send ARBITRATION FIELD
- 4) *TX_CNTL*: Send CONTROL FIELD bits [In CAN FD BASE FORMAT the CONTROL FIELD consists of the bits IDE, EDL,r0, BRS, ESI]
- 5) TX_DLC : Send DATA LENGTH CODE
- 6) TX_DATA : This will send payload data + MAC /Hash data
- 7) *TX_CRC:* After the data. Send 21 bit CRC.
- 8) TX_ACK: Wait for the ACK bit
- 9) TX_EoF : Send End of frame. After this EoF, FSM goes to IDLE state

Same state machine is responsible for the Parallel to serial conversion of the bits to transmit over CAN lines.

10) TX Flow : A top module is implemented to integrate both TX & RX logics under single module.


On the TX Side, it integrates TX FSM, SHA256, CRC generator & Bit stuffing module along with local RAM to store the intermediate data.Once the Payload (32bytes) is available at the Input RAM, the process starts.Initially the payload data is passed to the SHA256 module to get the 256 bit Hash.Once the Hash is received, the Hash value is also stored in the RAM. FSM sends the EOF & continues to send other fields as per the data link layer message format. In the payload filed, 1st the 32bytes of payload is transmitted serially followed by the 256bits of Hash. For both payload & SHA256 hash,, CRC will be keep updating.Once the last bit of hash is sent over serial, the 21 bit CRC value will be sent followed by EOF.At the output, bit stuffing logic will be always active.






International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 10 Issue VII July 2022- Available at www.ijraset.com

11) RX Flow: On the RX Side, it integrates RX FSM, SHA256, CRC generator & checker & Bit de-stuffing module along with local RAM to store the intermediate data. In the RX side, whenever the FSM detects a SoF condition, the FSM goes to next state & receives the fields as per the CAN message format. If any field is invalid, the error status will be set. When the payload starts, the FSM makes the parallel payload byte & stores it into a RAM. Once all the 32bytes are received, the FSM stores next 32bytes as the hash value. The received payload goes to the SHA256 module once again to generate the hash locallyOnce the RX side generates the hash, it compares with the received hash. If both generated & received hash matches authentication is known. Else, authentication test fails. Parallely, CRC calculation will also happen & received & calculated hash will be compared to check the data integrity of the physical layer.



SHA256 implementation



SAH256 Compression function flow

The hash generated from Verilog code must match with the hash generated by any third party tool with same set of inputs. This ensures that the Verilog module which is written is completely functional.

IV. SIMULATION RESULTS

Coding used is Verilog: Standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems Validation & Simulation Results Error case Generation Inject_error = 1; This injects a single bit error in the transmitted data

Inject_error = 0; This does not inject any bit error in the transmitted data



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 10 Issue VII July 2022- Available at www.ijraset.com

| cal | n top can top inst | = (| | | |
|-----|-----------------------------|-----------------|-------------------|---------------------|--------------|
| | .clock | (clock |), | | |
| | .reset | (reset |), | | |
| | .bus available | (bus available |), | | |
| | .data input | (data input +1 |), | | |
| | .data vld input | (data vld input |), | | |
| | .data read req | (data read req |), | | |
| | .dbyte_cnt_in | (dbyte_cnt_in |), | | |
| | .parallel data | (parallel data |), | | |
| | .rx_rd_addr | (rx_rd_addr |), | | |
| | .msg_auth_done | (msg_auth_done |), | | |
| | .dbyte_cnt_out | (dbyte_cnt_out |), | | |
| | .crc_error | (crc_error |), | | |
| | .EOF error | (EOF_error |), | | |
| | .ack_dlmtr_error | (ack_dlmtr_erro | r), | | |
| | <pre>// .inject_error</pre> | (1'b1),//Enal | ble if simulation | is for Error case, | else comment |
| | | (1'b0),//Enable | if simulation is | for non-Error case, | else comment |
| | .can_txout | (can_txout), // | loopback | | |
| | .can rxin | (can txout) | | | |

CAN top module instantiation @ Testbench

Testbench : Select Can_top_tb as the top module & run the simulation. The testbench will contain a clock generation module & reset generation module. Also, the testbench generates incremental data as the payload dataAdd the signals from TX FSM, RX FSM & signals from relevant logical modules into wave window. Run the simulation for 1msCheck the TX FSM behaviour & RX FSM behaviour

A. TX FSM Signals

| TXFSM | | | | | | | | | | | |
|------------------------|---|----|------|----|-----|-------------|-------|-----------|-----------|-------|--|
| 1 reset | 0 | | | | | | | | | | |
| 1 ^t clk | 1 | | | ТШ | | | | | | | |
| 🔓 data_ready | 1 | | | | | | | | | | |
| 1 bus_available | 1 | | | | | | | | | | |
| 1 ack_rcvd | 0 | | | | | | | | | | |
| > 📲 data_byte_cnt[7:0] | 40 | | | | | | 40 | | | | |
| data_in[7:0] | 00 | | 0 | 0 | X | 1 X 02 X 0: | 04 05 | X 06 X 07 | 08 🗙 09 🗙 | 0a 0b | |
| 1 data_vld_in | 1 | | | | | | | | | | |
| > data_CRC[20:0] | 1afd8f | 00 | 0000 | | | | | | | | |
| 1ª data_read | 0 | | | | | | | | | | |
| ିଳ dvld_out | 1 | | | | | | | | | | |
| ିଳ୍ଲ dout | 0 | | | | | | | | | | |
| ≫ tx_states[3:0] | 3 | 0 | 2 | 3 | XaX | | 5 | | | | |
| | | | | 1 | 1 | | | | | | |
| | TX FSM signals while conducting Integrated Simulation | | | | | | | | | | |

B. RX FSM Signals

| TX_CNTL_bits[4:0] | 09 | | | | | | 09 | | | | | |
|-------------------|-----|---|---|---|------|--|----|---|------|-----|-------|----|
| RXfSM | | 0 | | | | | | | | C | | |
| 1 clk | 1 | | | | | | | | | | i mmm | |
| 1 reset | 0 | | | | | | | | | | | ۰. |
| 15 bus_available | 1 | | | | | | | | | | | |
| 1 din_reg | 0 | | | | | | | | лл | | | |
| 1º∎ data_in | 0 | | | | | | | | UL L | | | |
| 🐚 data_vld_in | 1 | | | | | | | | | | | |
| 1 clk | 1 | | | | | | | | | | | |
| ¼a din_nedge | 0 | | | | | | | | пл | п п | | |
| rx_states[3:0] | 2 | 1 | 2 | X | ±X•X | | | 5 | | | | |
| 1≞ rx_ack_out | 0 | | | | | | | | | | | |
| 📲 crc_enable | 1 | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | ~ |
| | < > | 6 | | | | | | | | | | > |

RX FSM signals while conducting Integrated Simulation

C. Tx Side Hash Modules Generating Hash

| ish mounes benerating | inasn | | | | | | | |
|---------------------------|---------|---|---|------------|---|---|--------|----------|
| TX Hash | | | | | | | | |
| l <mark>l₀</mark> rst_i | 0 | | | | | | | |
| Mage: 12.01 Text_i[511:0] | 8000000 | 800000 | | 8000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000 | 00000 |
| 1 cmd_w_i | 0 | | | | | | | |
| Mash_0[255:0] | e160366 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | | | | | e160 |
| 1 ≞ hash_vid | 1 | 1 | | | | | | |
| nd_i[2:0] | 2 | | | | 2 | | | |
| nd_o[3:0] | 8 | K | 0 | | 8 | | | \times |
| nt [3:0] | 8 | K | 0 | | 8 | | | X |
| 📲 round[6:0] | 00 | K | 00 | | | | | |
| nound_plus_1[6:0] | 01 | K | 01 | | | | 1 | |
| 1 busy | 0 | 1 | | | | | | |
| 🐌 final_hash | 1 | 1 | | | | | | |

TX Side Hash module behavior in Simulation



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 10 Issue VII July 2022- Available at www.ijraset.com

D. Rx Side Hash Modules Generating Hash


| RX hash gen | | | | 1.1 | | | | | | | | |
|---|---------|----------|-------------|-----|----------------|-------|---------|-------|-----|----------|-----|-------------|
| ¹ th clk_i | 1 | | | Ш | | | | | ШП | | | |
| ¹ <mark>≞</mark> rst_i | 0 | | | | | | | | | | | |
| text_i[511:0] | 8000000 | | 800 X 800 | 80 | D X 80D | X 800 | 800 | 800 X | 800 | | 800 | |
| 1 cmd_w_i | 1 | | | | | | | | | | | |
| Nash_o[255:0] | 0000000 | 00000000 | 00000000000 | | | | | | | | a61 | 39322fc5217 |
| 14 hash_vld | 0 | | | | | | | | | | n | |
| nd_i[2:0] | 2 | | | | | | | | 2 | | | |
| nd_o[3:0] | 0 | | 0 | X | | | | 8 | | | | |
| 🛀 cmd[3:0] | 0 | | 0 | X | | | | 8 | | | Ēx— | |
| 🐋 round[6:0] | 00 | | 00 | | | | | | | | | |
| Variable in the second | 01 | | 01 | | | | | | | | X | |
| M0[31:0] | 0000000 | 00 | 000000 | X | | | | | | 6a09e667 | | |

RX Side Hash module behavior in Simulation

V. CONCLUSION

DE10-Lite Board is used t o validate the design on the on Board MAX 10 FPGA.

The inputs are fed from the In System probes & Sources interface using on board JTAG Interface. Same interface is used to verify the outputs of the modules as well



Hardware Testing Set up – Interface to User inputs & output monitoring

In this project, the CAN data link layer is built with Message Authentication Feature. The implemented design is well validated in Simulation as well as on the hardware using MAX 10 FPGA.

Further the VLSI properties of the design have been checked & the characteristics like resource utilization, Power & Timing analysis has been done.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 10 Issue VII July 2022- Available at www.ijraset.com

REFERENCES

- [1] Quartus User guide : https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/user-guides.html
- [2] Modelsim user guide : 1. ModelSim* Intel® FPGA Edition Simulation Quick-Start (...
- [3] DE10-Lite: Boardhttps://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=218&No=1021&PartNo=2
- [4] https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=218&No=1021&PartNo=4#contents
- [5] SHA256 : SHA-2 Wikipedia
- [6] https://eprint.iacr.org/2011/037.pdf
- [7] CAN FD Spec : can_fd_spec.pdf
- [8] CYBERATTACKS AND COUNTERMEASURES FOR IN-VEHICLE NETWORKS arXiv:2004.10781v1 [cs.CR] 22 Apr 2020
- [9] Ki Dong Kang, Youngmi Baek, Seonghun Lee, and Sang Hyuk Son. An Attack-Resilient Source Authentication Protocol in Controller Area Network. Proceedings - 2017 ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2017, pages 109–118, 2017.
- [10] Giampaolo Bella, Pietro Biondi, Gianpiero Costantino, and Ilaria Matteucci. TOUCAN: A proTocol to secUre Controller Area Network. AutoSec 2019 -Proceedings of the ACM Workshop on Automotive Cybersecurity, co-located with CODASPY 2019, pages 3–8, 2019.
- [11] Yujing Wu, Yeon Jin Kim, Zheyan Piao, Jin Gyun Chung, and Yong En Kim. Security protocol for controller area network using ECANDC compression algorithm. ICSPCC 2016 - IEEE International Conference on Signal Processing, Communications and Computing, Conference Proceedings, pages 1–4, 2016.
- [12] Samuel Woo, Hyo Jin Jo, In Seok Kim, and Dong Hoon Lee. A practical security architecture for in-vehicle CAN-FD. IEEE Transactions on Intelligent Transportation Systems, 17(8):2248–2261, 2016.

Author's biography

Athira M is an under-graduate in Electrical and Electronics Engineering and is currently undergoing post graduation in VLSI and ES at East Point College of Engineering and Technology, Bangalore

Dr. Anita R- Associate Professor, Dept. of ECE, EPCET, Bengaluru.

Dr. Yogesh G S- Professor and HOD, Dept. of ECE, EPCET, Bengaluru











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)