iJRASET

International Journal For Research in
Applied Science and Engineering Technology

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 10 **Issue:** I **Month of publication:** January 2022

DOI: <https://doi.org/10.22214/ijraset.2022.39908>

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

Performance Analysis of Ring Oscillators and Current-Starved VCO in 45-nm CMOS Technology

Prakash Sharma¹, Vikash Kumar Sachan²

^{1,2}Electronics & Communication Engineering, Rameshwaram Institute Of Technology & Management, Lucknow, Uttar Pradesh, India

Abstract: This paper presents a relative study among two Ring oscillators architecture (CMOS, NMOS) and current-starved Voltage-controlled oscillator (CS-VCO) on the basis of different parameters like power dissipation, phase noise etc. All the design has been done in 45-nm CMOS technology node and 2.3 GHz Centre frequency have been taken for the comparison because of their applications in AV Devices and Radio control. An inherent idea of the given performance parameters has been realized by the comparative study. The comparative data shows that NMOS based Ring oscillator is good option in terms of the phase noise performance. In this study NMOS Ring Oscillator have attained a phase noise -97.94 dBc/Hz at 1 MHz offset frequency from 2.3 GHz center frequency. The related data also shows that CMOS Ring oscillator is the best option in terms of power consumption. In this work CMOS Ring oscillator evacuated power of 1.73 mW which is quite low.

Keywords: Voltage controlled oscillator (VCO), phase noise, power consumption, Complementary metal-oxide-semiconductor (CMOS), Current Starved Voltage-Controlled Oscillator (CS-VCO), Pull up network (PUN), Pull down network (PDN)

I. INTRODUCTION

Voltage controlled oscillator (VCO) are basic building blocks of modern communication system. It has also applications in AV Devices and Bluetooth which is one of the important application in Electronic applications. MOSFET based VCOs still remains one of the challenging RF blocks, Mainly, the larger close-in phase noise due to higher 1/f noise in CMOS continues to be a challenge [1-2]. Power dissipation is one of the main problem in all system. Mainly, in RF system where the device runs by battery. So, special care is needed to minimize the power dissipation. Due to the technology advancement in last few decades all the design is shifting towards miniaturization [3]. In a MOS transistor, neither of the gate can change the logic level instantly because of its gate capacitances which should be charged for flowing current between source and drain end. As a result, output of each inverter changes after certain delay time. Inverters connected in ring manner can get more delay and may decline the frequency of oscillation [4-6]. The conventional three stage ring oscillator architecture is shown in the figure 1. The propagation delay time t_d of signal transition for the full cycle determines the time period of Ring oscillator and is given by the equation 1.

Figure 1: Simple three-stage CMOS Ring Oscillator [10]

Where, N represents the number of inverters connected (delay stages) in a ring oscillator [5]. The equation number (1) shows the factor two because of two transitions present (low to high and high to low). Thus, the oscillation frequency can be expressed as equation 2.

$$T = 2 \times N \times t_d = \frac{1}{2Nt_d} \quad (1)$$

$$f_0 = \frac{1}{T} = \frac{1}{2Nt_d} \quad (2)$$

$$2 \gg t_f + t_r \quad (3)$$

Where, t_r and t_f are the rise and fall time period

Figure 2: Typical CS-VCO architecture [5]

The paper is organized as follows: the circuit design is presented in section II and the discussion of the simulated result is carried on section III.

II. CIRCUIT DESIGN

A. CMOS based Ring Oscillator

CMOS Ring oscillator is the most popular oscillator topology in recent days due to its CMOS technology in which odd number of not gates are connected in ring manner that's why it is also known as ring oscillator. In this architecture the last inverter's output is connected to the first inverter's input through a feedback path. Schematic diagram of three stage CMOS Ring oscillator is depicted in below figure 3.

Figure 3: Schematic diagram of CMOS Ring Oscillator

B. Current-Starved Voltage-Controlled Oscillator

In CS-VCO the main advantage is that it provide great balance between minimum area and broad tuning range. In designing CS-VCO architecture three inverters have been connected in a cascaded manner along with PUN and PDN. The PUN network is consisting of PMOS connected load and the PDN network is made by using NMOS transistor. For controlling the frequency one switch namely VC has been incorporated through the gate of the NMOS transistor. The controlled voltage V_c is varying from 0.4 to 1.1 V and the corresponding frequency varies from 2.03 GHz to 2.59 GHz. The CS-VCO schematic diagram is shown in below figure 4.

Figure 4: Schematic diagram of CS-VCO

C. NMOS Ring Oscillator

NMOS Ring oscillator is nearly same topology as CMOS Ring oscillator topology. The major difference between architecture is a $122\text{K}\Omega$ resistive load is connected in place of PMOS transistor. The output of each drain terminal of NMOS transistor is connected to the gate terminal of the next stage of NMOS transistor. NMOS Ring oscillator schematic diagram is shown in below figure 5.

Figure 5: Schematic diagram of NMOS Ring Oscillator

III. SIMULATED RESULTS AND ANALYSIS

In this section we have discussed all three designed oscillator's some of the performance parameters such as power consumption, phase noise, delay and frequency tuning characteristics. In this work, we have designed CS-VCO circuit which is shown in the previous section in figure 4. The other two oscillators circuits are depicted in the previous section-II.

Figure 6: Delay analysis of CMOS Ring Oscillator

To measure the frequency of the CMOS Ring oscillator delay analysis mechanism has been considered. In the above figure 6 trough point is A, which is representing the first inverter's output and crest B point is representing the second inverter's output. So, delay and frequency can be obtained from the below equations.

$$\text{Delay} = A - B = 60\text{pS} \quad (4)$$

$$f_0 = \frac{1}{T} = \frac{1}{2Nt_d} = 2.77 \text{ GHz} \quad (5)$$

As, stated in the last section that control voltage (V_c) tunes the frequency as per the requirement. In the figure 4 we can see that M2, M4, M6 acts as an NMOS current source and M1, M3, M5, M7 acts as an PMOS current source of the circuit. Where V_c is a controlling voltage to change the frequency tuning range by changing the current of the circuit. The designed CS-VCO has achieved a tuning range of 600 MHz with a controlling voltage limit of 0.4 to 1.1V. The maximum frequency has been obtained is 2.8 GHz at 1.1V control voltage and the minimum frequency has been obtained is 2.05GHz at 0.4 V. The tuning curve is shown in the below figure 7.

Figure 7: Tuning curve of CS-VCO

We know that the phase noise of the PMOS is less than the phase noise of the NMOS, because PMOS transistor conducts due to the hole movement as a result it suffers lesser flicker noise than NMOS transistor. But, in this work NMOS Ring oscillator achieves the best phase noise performance of -97.85 dBc/Hz at an offset frequency of 1 MHz from the of 2.21 GHz centre frequency. The reason behind for minimum phase noise is due to less number of transistors used in this architecture. Whereas, CMOS Ring oscillator also achieves a very good phase noise performance which is in the range of -92.3 dBc/Hz at an offset frequency of 1 MHz from the of 2.21 GHz centre frequency. Whereas, CS-VCO has obtained -88.7 dBc/Hz which is the worst phase noise performance compared to other topologies. The main cause behind this is the number of transistors used here is more than the other oscillator architecture. The next figure 8 is showing the three different oscillator topologies phase noise performance.

In this work we have compared three different types of oscillator topologies namely CS-VCO, CMOS Ring Oscillator and NMOS Ring Oscillator. The main focus has been given to mainly decrease the power dissipation because power consumption is a major concern from long time.

Figure 8: Phase noise response of three designed Oscillators

In this related study we have given main focus on to reduce the power dissipation of the different oscillator topologies. The below figure 9 is showing the three different types of oscillator's power consumption. The easiest way to reduce power consumption is to use lesser number of components used. If we notice NMOS Ring oscillator architecture it has only three transistors used but still power dissipates more due to large resistor have been used as a load. The simulated data shows that CMOS Ring oscillator achieves a best power dissipation response among all other oscillator topologies.

Figure 9: Power consumption response of three designed oscillators

From the figure 9 it can be seen that NMOS Ring oscillator results maximum power dissipation due to its energy loss in terms of heat energy because of register. The CS-VCO has dissipated 12.7 μW which is little-bit higher than CMOS Ring oscillator. The minimum power dissipation has been achieved by CMOS Ring oscillator which is 4.31 μW .

The overall performance analysis based on the comparison of the various performance parameter has been given in the below table-I.

Table I: PERFORMANCE COMPARISON WITH STATE- OF-ART OSCILLATORS

Reference Number & Year		Technology node (nm)	Centre Frequency (GHz)	Frequency Tuning range (%)	Supply Voltage (V)	Phase noise @ 1 MHz (dBc/Hz)	Total Power Consumption (μW)
[1] & 2011		45	3.125	54	1.8	-91	12600
[3] & 2010		45	5.79	14	1.8	-99.5	-
[4] & 2004		45	5	130	2.5	-82	13500
This Work	CMOS Ring	45	2.21	-	1.1	-92.3	4.31
	CS-VCO	45	2.21	25.08	1.1	-88.7	12.7
	NMOS Ring	45	2.21	-	1.1	-97.85	16.13

IV. CONCLUSION

In this paper we have relate three different topologies oscillator namely Ring oscillator, current starved voltage- controlled oscillator and NMOS Ring oscillator and measure their performance with the existing literature. The design has been done in 45 nm CMOS technology node. Various parameters such as delay, power, phase noise have also been analysed to maximize efficiency. Also, From the simulation results it can be said that higher oscillation frequency can be achieve by increasing control voltage. The three oscillators have been designed in same centre frequency of 2.21 GHz with a 1.1V supply voltage. From the above study of different oscillators, it can be observe that the NMOS Ring Oscillator has obtained the best phase noise performance in comparison to other oscillator topologies where as in terms of power consumption CMOS Ring oscillator is the best choice among the other oscillators. So, finally we concluded that CMOS Ring oscillator would be the best choice among these three designed oscillators.

V. ACKNOWLEDGMENT

The authors would like to acknowledge SMDP- C2SD project for providing required VLSI EDA tools. The authors would also like to acknowledge the Lab members of the VLSI Laboratory, RITM, Lucknow for their technical comments and discussions.

REFERENCES

- [1] C. Sánchez-Azqueta, S. Celma and F. Aznar, "A 3.125 GHz four stage voltage-controlled ring oscillator in 0.18 CMOS," 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, 2011, pp. 1137-1140.
- [2] V. Sikarwar, N. Yadav and S. Akashe, "Design and analysis of CMOS ring oscillator using 45 nm technology," 2013 3rd IEEE International Advance Computing Conference (IACC), Ghaziabad, 2013, pp. 1491- 1495.
- [3] F. Aznar, S. Celma and B. Calvo, "A 0.18- μm CMOS 1.25-Gbps front-end receiver for low-cost short reach optical communications," 2010 Proceedings of ESSCIRC, Seville, 2010, pp. 554-557.
- [4] Y. A. Eken and J. P. Uyemura, "A 5.9-GHz voltage-controlled ring oscillator in 0.18- μm CMOS," in IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 230-233, Jan. 2004.
- [5] C. Shekhar and S. Qureshi, "Design and Analysis of Current Starved VCO Targeting SCL 180 nm CMOS Process," 2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), Hyderabad, India, 2018, pp. 86-89.
- [6] B. Razavi, "A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology," in IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 894-903, April 2011.
- [7] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," in IEEE Journal of Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
- [8] H. Sjöland, "Improved switched tuning of differential CMOS VCOs," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 5, pp. 352-355, May 2002.
- [9] F. Svelto, S. Deantonio and R. Castello, "A 1.3 GHz low-phase noise fully tunable CMOS LC VCO," in IEEE Journal of Solid-State Circuits, vol. 35, no. 3, pp. 356-361, March 2000. . Noble, and I. N. Sneddon, "On certain integrals of Lipschitz-Hankel type involving products of Bessel functions," Phil. Trans. Roy. Soc. London, vol. A247, pp. 529-551, April 1955.
- [10] Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw- Hill, 2001.
- [11] A. Kral, F. Behbahani and A. A. Abidi, "RF-CMOS oscillators with switched tuning," Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143), Santa Clara, CA, USA, 1998, pp. 555-558.
- [12] Zhenbiao Li and K. K. O, "A low-phase-noise and low-power multiband CMOS voltage-controlled oscillator," in IEEE Journal of Solid-State Circuits, vol. 40, no. 6, pp. 1296-1302, June 2005.
- [13] B. De Muer, M. Borremans, M. Steyaert and G. Li Puma, "A 2-GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization," in IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1034-1038, July 2000. rk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68-73.
- [14] Neric H. W. Fong, Jean-Olivier Plouchart, Noah Zamdmer, Duixian Liu, Lawrence F. Wagner, Calvin Plett, and N. Garry Tarr, "Design of Wide-Band CMOS VCO for Multiband Wireless LAN Applications," IEEE J. Of Solid-State Circuits, vol. 38, No. 8, August 2003.
- [15] W. S. T. Yan and H. C. Luong, "A 900-MHz CMOS low-phase-noise voltage-controlled Ring oscillator," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 2, pp. 216-221, Feb. 2001. B. Razavi, "A study of phase noise in CMOS oscillators," in IEEE Journal of Solid-State Circuits, vol. 31, no. 3, pp.331-343, March 1996.

10.22214/IJRASET

45.98

IMPACT FACTOR:
7.129

IMPACT FACTOR:
7.429

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 (24*7 Support on Whatsapp)