iJRASET

International Journal For Research in
Applied Science and Engineering Technology

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 7 Issue: IV Month of publication: April 2019

DOI: <https://doi.org/10.22214/ijraset.2019.4627>

www.ijraset.com

Call: 08813907089

E-mail ID: ijraset@gmail.com

Optimization of Fault Tolerance Technique in Parallel FFTs using Error Correction Codes

G Prashanth¹, Dr.M.Vadivel²

¹PG Scholar, ²Associate Professor

Department of ECE (VLSISD), Vidya Jyothi Institute of Technology, Hyderabad, India

Abstract: Signal processing and communication systems are broadly used by Digital FFTs. This makes safety in opposition to soft errors a condition for various applications. For a few applications, an exciting selection is to utilize algorithmically -based adaptation to non-critical failure (ABFT) systems that endeavor to utilize the algorithmic properties to acknowledge and precise mistakes. One precedent is a fast Fourier transform (FFT) that area unit an info structure during a few frameworks. numerous prosperity plans contain meant to acknowledge and bonafide mistakes in FFTs. Among those, all told chance endeavor of the Parseval or completeness of squares checks is often outstanding. As of late, a procedSure that abuses this reality to execute adaptation to non-critical failure on parallel FFTs has been projected. this procedure is initially connected to confirm FFTs. At that time, to improved assurance plots that consolidate the employment of mistake change codes and Parseval checks area unit projected and assessed. Toward recoup the introduction the fft development is further among the pipelining engineering. The outcomes demonstrate that the projected plans will, in addition, reduce the execution price of a security. The structure gets to is finished in Verilog Hardware Description Language (HDL) and mimicked by ISIM machine. it's incorporated and actual by Xilinx ISE 14.7.

Keywords: Error correction codes (ECCs), fast Fourier transforms (FFT), soft errors.

I. INTRODUCTION

Increasing demands for the superior signal process. Fault detection theme is applicable for a few explicit issues. unlike the sooner algorithm based error detection techniques. The quick Fourier remodel is one among therefore most vital computations in digital signal processing[1]. The fast Fourier transform (FFT) has a major role in diverse fields as communication theory and large collections of processing elements and some applications. The fast Fourier transform (FFT) algorithm has reduced the computation time of the discrete Fourier transform (DFT) by orders of magnitude. The computational saving introduced by the FFT algorithm has made feasible. signal processing algorithms in many areas of research including vibration analysis, spectrum analysis, and speech processing and communication[2]. over the years, many techniques that take advantage of the FFT structure and properties to realize fault tolerance are planned. The complex systems operate FFTs in parallel. The number of parallel FFT is allowed for more efficient protection. the parallel FFT showing the effectiveness in terms of protection and implementation value. electronic circuits are increasing day by day. A number of methods can be used to protect the circuits from errors. the modifications in the manufacturing process of the circuits to reduce the number of error don't affect the system functionality. In past years, specific techniques have been proposed in signal processing circuits .more powerful protection using advanced ECCs. these ECCs are correct faults in multiples modules[3]. soft error rate [SER] reduced in memories using ECC and reduce the area cost. In a few designs, the speed and area of ECC undesirable. few types of memories adding a number of ECCs may be inapplicable or cost is more[4]. Error detection consists of adding a single bit to store the parity(odd or even) of each data word and compares the parity stored data and a parity bit. If a single error occurs, the bit parity not equal to the data parity. the parity systems enable soft error detection is decreased the cost and system complexity and area. there are two disadvantages of this system that the detected error cannot be corrected and the check will not reveal a double error because the parity will match. more parity bits and additional structure can produce more information distances[5]. Fault tolerant properties are not only preferable but also needed in life-critical missions like military, transportation, medical systems and space applications[6].there are so many strategies is possible in multiple inputs and multiple output orthogonal frequency division multiplexing(MIMO-OFDM)[7]. The FFT is often enforced exploitation the decimation in time(DIT) or decimation in frequency(DIF) algorithms. in each case, the operation of associate N-point FFT is rotten into the operation of two N/2-point FFTs that are then combined[8]. Over the years a large number of FFT algorithms have been developed for the efficient operation of the DFT(discrete Fourier transform)[9]. There are two major techniques in this brief.1) The evaluation of the ECC method [1] for the protection of parallel FFT showing its effectiveness in terms of transparency and

protection effectiveness. 2) The proposal of a brand new technique on which the ECC is employed on the SOS checks rather than on the FFTs.

II. LITERATURE SURVEY

The proposed procedure is material to various issues, in opposition to the past issue specific techniques[1], A time excess technique is utilized to find the flawed modules[2]. The strategy can distinguish and address transient and changeless mistakes at an essentially lower territory cost than the traditional TMR approach. The proposed methodology was assessed in the reenactment and found to identify and address all single errors[3]. As delicate mistakes become astringent dependability issue in nanometric innovations, the structure for delicate blunder moderation is picking up significance. As any blame tolerant methodology, delicate blunder moderation may affect fundamentally the zone, speed, and power, so the determination of the best methodology is an unpredictable trade-off between these parameters and the objective dimension of reliability[4]. The system is like the Sum of Squares (SOS) approach yet can be executed more [8].NMR has been appeared to improve the vigor and power proficiency over customary NMR by unequivocal utilization of mistake statistics[12]. The proposed plan can likewise be joined with the decreased accuracy imitation methodology exhibited to diminish the overhead required for security. This will be of intrigue when the quantity of parallel channels is little at the expense of the proposed plan is larger[17].

III. PARALLEL PROTECTION USING ECCs

Fig.1.parallel FFT protection using ECCs

This style is shown in Fig. 1. during this example, an easy single error correcting playing code [1] is employed. the first system consists of 4 FFT modules and 3 redundant modules are others to notice and proper errors. The inputs to the 3 redundant modules linear mixtures of the inputs and that they are accustomed check linear mixtures of the outputs. for instance, the input to the primary redundant module is $x_5 = x_1 + x_2 + x_3$ (1) since the DFT could be a linear operation, its output z_5 is accustomed confirm $z_5 = z_1 + z_2 + z_3$ (2) This is going to be denoted because of the c_1 check. constant reasoning applies to the opposite 2 redundant modules that may give checks c_2 and c_3 . supported the variations discovered on each of the checks, the module on that the error has occurred is determined. the various patterns and also the corresponding errors are summarized in Table 1. Once the module in error is thought, the error will be corrected by reconstructing its output exploitation the remaining modules. as an example, for a mistake touching z_1 , this will be done as follows: $z_1c[n] = z_5[n] - z_2[n] - z_3[n]$ (3).

TABLE 1
Error Location in the hamming code

C1 C2 C3	Error Bit Position
0 0 0	No error
1 1 1	Z1
1 1 0	Z2
1 0 1	Z3
0 1 1	Z4
1 0 0	Z5
0 1 0	Z6
0 0 1	Z7

IV. PARITY SOS-ECC FAULT TOLARENT PARALLEL FFTs

Another technique is to a combination of the previous two techniques. SOS check and ECC approach are combined instead of mistreatment Associate in Nursing SOS check per FFT, use Associate in Nursing code for the SOS checks. Then as within the parity-SOS theme, an extra parity FFT is employed to correct the errors. This second technique is shown in Fig.3. the most profit over the primary parity SOS theme is to scale back the quantity of SOS checks required. The error location method is the same as for the code theme in Fig. one and correction area unit within the parity-SOS theme. within the following, this theme is brought up as parity-SOSECC(or second projected technique). The overheads of the 2 projected schemes will be at the start calculable mistreatment the number of extra FFTs and SOS check blocks required. This info is summarized in Table II for a group of k original FFT modules assumptive k could be a power of 2. It will be determined that the 2 projected schemes cut back the number of extra FFTs to simply one. additionally, the second technique conjointly reduces the quantity of SOS checks.

Fig.2. parity-SOS-ECC fault tolerant parallel FFTs

TABLE 2
overhead of the different schemes to protect k ffts

	FFTs	SOS checks
ECC	$1+\log_2(k)$	0
Parity-SOS	1	K
Parity-SOS-ECC	1	$1+\log_2(k)$

Fig3:Block Diagram of Parseval Check(SOS) Pipelining Method.

The SOS check contains magnitude squares, magnitude accumulators and comparator. The magnitude square squares the inputs and outputs and the values are added in magnitude accumulator. From the accumulator, the values are passed to the comparator. The values of input and output are compared in the comparator. If the values are equal the value of p is 0 otherwise the input and output values are different, means error occur in the particular FFT. In this way, by using SOS check we can detect the errors. In the implemented technique is also used combining the error correction method (ECC) and the SOS technique because the SOS-ECC method gives 99.9% fault coverage. But the disadvantage of SOS-ECC method is the delay is reduced speed. In order to increase the speed and reduce the delay using pipelining in the SOS check or Parseval check. In the Pipelining method is adding D-flip flop after each block in the SOS check. The difference between SOS check and the SOS check using a pipeline is after each block D-flip flop is placed in the pipelining SOS check.

V. SIMULATIONS AND RESULTS

Fig.4.simulation result for parity-SOS-ECC method.

Fig.5.simulation results for parity-SOS-ECC using pipelining method.

Output for the pipelining method output values contains 9 bits because the inputs are square in the Parseval check and the other 2 bits are parity bits.

Table 3. Synthesis Results both methods

parameters	Parity SOS-ECC method	Parity SOS-ECC method using with pipelining
Delay	22.149ns	18.026ns
Area (no. of input LUTs)	187	201

VI. CONCLUSION

In this brief, the protection of parallel FFT implementation against soft errors has been studied. two techniques are projected and evaluated. The projected technique square measure supported combining associate degree existing error correction code approach with the standard SOS check. The SOS checks square measure accustomed find and finds the errors and an easy parity FFT is employed for correction. The enforced techniques are evaluated each in terms of implementation quality and error detection capabilities. The results show that the second technique, that uses parity FFT associate degree a collection of SOS checks that type error correction code, provides the simplest ends up in terms of implementation quality, error protection, fault injection experiments show that the error correction code them will recover all the errors that square measure out of the tolerance vary. The fault coverage for the parity SOS theme and also the parity-SOS-ECC theme is 99.9% once the tolerance level for SOS check is one.

REFERENCES

- [1] Reddy A.L.N and Banerjee.P,(Oct 1990), Algorithm-based fault Detection for signal processing applications, IEEE Trans. Comput,Vol 39,No.10,pp.z 1304-1308.
- [2] Jou J .Y, Abraham J.A,(May 1988), Fault-tolerant FFT networks IEEE Trans.Comput,Vol.37,No.5,pp.548-561.
- [3] P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro, "Area efficient concurrent error detection and correction for parallel filters," IET Electron. Lett., vol. 48, no. 20, pp. 1258–1260, Sep. 2012.
- [4] M. Nicolaidis, "Design for soft error mitigation," IEEE Trans. Device Mater. Rel., vol. 5, no. 3, pp. 405–418, Sep. 2005.
- [5] R. C. Baumann, "Soft errors in advanced computer systems," IEEE Des. Test. Comput., vol. 22, no. 3, pp. 258–266, May/Jun. 2005.
- [6] T. Hitana and A. K. Deb, "Bridging concurrent and non-concurrent error detection in FIR filters," in Proc. Norchip Conf., 2004, pp. 75–78.
- [7] G. L. Stüber, J. R. Barry, S. W. McLaughlin, Y. Li, M. A. Ingram, and T. G. Pratt, "Broadband MIMO-OFDM wireless.
- [8] C. J. Bleakley, and J. A. Maestro, "A novel concurrent error detection technique for the fast Fourier transform," in Proc. ISSC, Maynooth, Ireland, Jun. 2012, pp. 1–5.
- [9] N. Kanekawa, E. H. Ibe, T. Suga, and Y. Uematsu, Dependability in Electronic Systems: Mitigation of es, Soft Errors, and Electro-Magnetic Disturbances. New York, NY, USA: Springer-Verlag, 2010.
- [10] S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, "Totally fault tolerant RNS based FIR filters," in Proc. 14th IEEE Int. On-Line Test Symp. (IOLTS), Jul. 2008, pp. 192–194.
- [11] B. Shim and N. R. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.
- [12] E. P. Kim and N. R. Shanbhag, "Soft N-modular redundancy," IEEE Trans. Comput., vol. 61, no. 3, pp. 323–336, Mar. 2012.
- [13] S.-J. Wang and N. K. Jha, "Algorithm-based fault tolerance for FFT networks," IEEE Trans. Comput., vol. 43, no. 7, pp. 849–854, Jul. 1994.
- [14] A. Sibille, C. Oestges, and A. Zanella, MIMO: From Theory to Implementation. San Francisco, CA, USA: Academic, 2010.
- [15] S. Sesia, I. Toufik, and M. Baker, LTE—The UMTS Long Term Evolution: From Theory to Practice, 2nd ed. New York, NY, USA: Wiley, Jul. 2011.

10.22214/IJRASET

45.98

IMPACT FACTOR:
7.129

IMPACT FACTOR:
7.429

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 (24*7 Support on Whatsapp)