iJRASET

International Journal For Research in
Applied Science and Engineering Technology

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: V Month of publication: May 2018

DOI: <http://doi.org/10.22214/ijraset.2018.5233>

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

Delay, Power performance of 8-Bit ALU Using Carry Look-Ahead Adder with High V_t Cell

Bhukya Shankar¹, E Chandra Sekhar²

¹Assistant Professor, CVR College of Engg, ECE Dept, Hyderabad, India

²Asst. Prof., CBIT, ECE Dept, Hyderabad, India

Abstract: A Low power 8-bit Arithmetic Logic unit (ALU) using a Carry look-ahead adder (CLA) and placing High V_t (HV_t) cells in Critical path is anticipated. The ALU is designed in 45nm CMOS technology. ALU is a most essential circuit in any processor. It consists of AE, LE, CLA and CE. This ALU is designed to calculate Arithmetic and Logical operations. Power and Delay values of different 8-bit adders like CLA, Sparse and Ripple- carry adder (RCA) are designed and compared. The simulation results show that the design of ALU using CLA and implementing High V_t and Standard V_t cells in the CLA gives more power and delay efficient than with only Standard threshold voltage cells.

Index Terms: Arithmetic Extender, Logic Extender, Carry Extender, Carry Look-ahead Adder

I. INTRODUCTION

ALU is the major power hungry block in any microprocessor and micro controller. It performs both arithmetic and logical operations. Conventional ALU consists of Arithmetic Extender, Logical Extender, Carry Extender and Ripple carry adder. An Adder is an integral part of the ALU and it is a power density block in ALU. Hence, to improve the performance of ALU in terms of Power, delay High V_t Concept is introduced. Before knowing about High V_t cells one should know about types of transistors.

A. Low V_{th} transistor (LV_t)

The low V_t transistor type is used for applications where the speed is of primary importance. The disadvantage of this type of transistors is that, due to low threshold Voltage (V_t), the static power is very high.

B. Standard V_{th} Transistors (SV_t)

The standard V_{th} transistor type is used when delay and static power has been traded off.

C. High V_{th} Transistor (HV_t)

The High V_{th} transistor is a favor for extremely low static power consumption. So for reducing power and delay High V_t cells are used in entire ALU and in critical path Standard V_{th} transistors are used. The reference [5] and [6] explains about the design of a full adder using PTL and Gate diffusion technique in ALU. Here we have designed an eight bit ALU with three select lines for performing eight operations. In these eight operations, four operations are executed for logical and four operations are executed for arithmetic operations. The design includes four basic blocks: They are CLA, Logic Extender (LE), Arithmetic Extender (AE), and Carry Extender (CE). The function of LE is to operate logic operations, AE is to operate arithmetic operations, CE is for carry operations and CLA is for actual arithmetic operations.

II. CONVENTIONAL ALU

The Arithmetic logic unit (ALU) is the furthestmost significant block in microprocessor [1]. This one is used on behalf of executing arithmetic and logic operations alike addition, Subtraction, Logical OR and Logical AND. In the Conventional ALU Ripple carry adder (RCA) is used, and the delay and power values are more. So, instead of the RCA, we have selected Carry look-ahead adder. Since, ALU requires high speed and Low power. The overall circuit for 4-bit ALU is shown in figure1 [2]. There are two different Combinational circuits in front of CLA are LE and AE.

Fig: 1 Existing ALU System

Table 1: ALU Function Table

S2	S1	S0	Operation Name	Operation	X(LE)	Y(AE)	CO(CE)
0	0	0	Pass	Pass A to output	A	0	0
0	0	1	AND	A AND B	A AND B	0	0
0	1	0	OR	A OR B	A OR B	0	0
0	1	1	NOT	A'	A'	0	0
1	0	0	Addition	A + B	A	B	0
1	0	1	Subtraction	A - B	A	B'	1
1	1	0	Increment	A + 1	A	0	1
1	1	1	Decrement	A - 1	A	1	0

From the functional table of ALU shows that the selection input S2 is the main important parameter for selecting Arithmetic operations and Logical operations. When the selection line S2 is '0' then Arithmetic operations are performed and when S2 is '1' then Logical operations are performed. S0 and S1 are going to select any one of the operations.

Table 2: Truth Table for LE

S2	S1	S0	X _i
0	0	0	a _i
0	0	1	a _i . b _i
0	1	0	a _i + b _i
0	1	1	a _i '
1	X	X	a _i

Fig: 2 Schematic of LE

In LE and AE blocks all types of Logical and Arithmetic operations will be carried out. The operands a_i and b_i are inputs to LE and AE. The LE performs the operation based on selection lines (S_0 , S_1 , and S_2) and inputs a_i and b_i . The schematic diagram and truth table of LE is shown in figure.2 and table.2.

Table 3: The Truth Table of AE

S2	S1	S0	bi	Yi
0	X	X	X	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

Fig: 3 Schematic of AE

Table 4: Truth Table for CE

S2	S1	S0	C0
0	X	X	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Fig 4: Schematic of CE

But AE performs the operation based on selection lines and secondary input bi. It doesn't depend upon the primary input ai. The schematic diagram and truth table of AE is shown in figure.3 and table.3. The Carry Extender is another important block in ALU. It depends on selection lines and gives the output of CE to CLA. The schematic diagram and truth table of CE is shown in figure.4 and table.4. Now the simulation outputs of LE and AE are xi and yi respectively. These xi and yi acts as inputs to the CLA and gives the simulation outputs as sum and carry. The selection lines S0, S1 and S2 are three selection lines for 8-bit ALU used to select outputs of LE and AE are xi and yi respectively. The operation of ALU through the selection lines are shown in table-I.

III. DESIGN OF CLA

In ripple carry adder each carry-in signal is reliant on the carry out signal from the preceding full adder. The full-adder delay is very extreme. But the carry look-ahead adder [1] doesn't depend on the previous carryout signal. We can find out equations for Carry look-ahead adder from full adder equation[1] is

$$C_{i+1} = x_i y_i + c_i (x_i + y_i) \quad - (1)$$

From the above equation let $p_i = x_i + y_i$ and $g_i = x_i y_i$

Then equation- (1) can be written as

$$C_{i+1} = g_i + c_i p_i \quad - (2)$$

Using equation- (2) we can expand for designing 4-bit Carry look ahead adder.

For getting C₁ Substitute i=0 in the equation -- (2)

$$C_1 = g_0 + c_0 p_0 \quad - (3)$$

For C₂ substitute i=1 in the equation -- (2)

$$C_2 = g_1 + c_1 p_1 \quad - (4)$$

But we know C₁, so substitute equation-(3) in the equation -(4)

$$\begin{aligned} \text{Then } C_2 &= g_1 + c_1 p_1 \\ &= g_1 + p_1 g_0 + p_1 p_0 c_0 \end{aligned}$$

For getting C₃ Substitute i=2 in the equation -- (2)

$$C_3 = g_2 + c_2 p_2 \quad \text{And we know } C_2, \text{ Hence, Substitute } C_2 \text{ in the equation -- (6)}$$

$$\begin{aligned} C_3 &= g_2 + p_2 (g_1 + p_1 g_0 + p_1 p_0 c_0) \\ &= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0 \end{aligned} \quad - (7)$$

For getting C₄ Substitute i=3 in the equation -- (2)

$$C_4 = g_3 + c_3 p_3 \quad \text{But we know } C_3, \text{ Hence, Substitute equation -- (7) in the equation -- (8)}$$

$$\begin{aligned} C_4 &= g_3 + p_3 (g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0) \\ &= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0 \end{aligned} \quad - (9)$$

Using the overhead carry equations, we can get the circuit for producing the carry look ahead adder signals from C_1 to C_4 . The outputs of two input xor gates are sums of CLA. The four bit CLA is shown in Figure.5.

Fig: 5 Schematic of 4-bit CLA

IV. PROPOSED CLA

In this paper three 8-bit Ripple carry adder (RCA), sparse adder and Carry look ahead adder are designed and calculated the power and delay values. Table- V shows that CLA gives best power and delay values than the other two adders.

The aim of the paper is to reduce the power and delay of the ALU. So we have chosen CLA instead of RCA. Since, CLA is a key block of ALU so in order to reduce power and delay, we have proposed a new 4-bit CLA using the High V_t cell concept. As we know in present technology, we have different types of MOS transistors. Those are Low V_t cells, High V_t cells and Standard V_t cells etc. The concept of High V_t cells is explained here.

A. High V_t Cell concept

The region just below V_t of a transistor is called the sub-threshold region [4]. After the gate to source voltage V_{gs} is less than threshold Voltage V_t , then the leakage current

$$I_{leakage} = \mu(W/L) e^{(-qV_t/\eta KT)}$$

Where μ = mobility

W = width of MOSFET

L = Length of MOSFET

K = Boltzmann's constant

T = Temperature

q = Charge of an electron

V_t = Threshold Voltage

η = Sub-threshold switching Coefficient

This indicates that the parameters μ , K, q are constants and only V_t and W are dependent on $I_{leakage}$. As the width of MOSFET rises leakage current also rises and as V_t increases, the leakage current decreases exponentially. This in turn lessens leakage power. So in this circuit all blocks of the Carry Look-ahead adder is designed and PMOS transistors are replaced with High V_t (HV $_t$) cells. So the MOSFETs will be operated at their threshold voltage. Because of this delay increases and power dissipation is reduced greatly.

Fig 6: Proposed CLA

This justifies the usage of high V_t devices for low power applications in our design. In this paper, we want to reduce power and delay. So the combination of these cells will give better performance than using the Standard V_t cells. In this topic we explained how we have reduced the delay and power using Standard V_t cells and High V_t cells. Hence, in this 4-bit CLA, finding the critical path is quite important. Before saying about the critical path one should know about the critical path.

B. Critical path

The longest delay path between inputs to output.

Here, the proposed 4-bit CLA the critical path is shown in Figure.6. It is $C_{in} \rightarrow$ Four AND gates $\rightarrow$ OR gate. So to reduce delay the critical path blocks are designed with standard V_t cells to reduce delay. Next, to reduce power all remaining blocks are designed with High V_t cells.

C. Design of 8-bit CLA

The proposed 8-bit CLA is designed with cascading two 4-bit CLA as shown in figure.7. The Carry out waveform of first CLA is connected to the C_{in} of next CLA as shown in figure.7. The output waveform of the 8-bit CLA is shown in Figure.8 and Figure.9

Fig.7. Schematic diagram of 8-bit CLA

Fig.8.Simulation waveform of CLA-I

Fig: 9 Simulation waveform of CLA-II

The proposed 8-bit ALU is shown in Figure.10. It has three selection lines, two 8-bit inputs $a<7:0>$, $b<7:0>$ and outputs are $Sum<7:0>$ and Carry. The internal blocks are Logical Extender, Arithmetic Extender and Carry Extender respectively. The simulation waveform of 8-bit ALU is shown in figure.11.

Fig.10. Proposed 8-bit ALU

Figure.11. Simulation waveform of ALU

V. SIMULATION RESULTS

Table –V: - Comparison table of Adders

Parameter	Power(μ W)	Delay(pS)
Ripple Carry adder	24.22	64800
Sparse adder	34.97	62400
Carry Look- ahead adder	22.92	81.7

Table–V shows the Power and Delay values of the Ripple Carry adder, Sparse adder and Carry look-ahead adder. In the above mention adders Carry Look ahead adder gives Low power and delay.

Table –VI: -The Performance of Carry look-ahead Adder

Parameter	Power(μ W)	Delay(pS)
Using StandardVt Cells	5.619	89.13
Using High Vt Cells	3.81	136.9
Applying StandardVt cells in Critical Path	3.92	102.2

Table –VI shows that the performance of CLA using Standard cells, using High V_t cells and after Applying Standard V_t cells in the Critical path. The average power dissipation of the Carry look-ahead adder (CLA) is 5.61 μ W. After applying High V_t cells in all P-MOSFETs power consumption was reduced to 3.81 μ W and delay was increased to 136.9pS. I.e. 47% of power consumption was reduced and 53% of delay was increased. In this ALU design delay is also an important parameter. So, further reducing the delay, critical path was identified and placed all the cells in the critical path to Standard V_t cells. Then 2.8% of power consumption increased and 33.9% of delay was reduced. Hence, this high performance of CLA is used in the ALU.

Table --VII: - Performance of 8 bit ALU

Parameter	Power(μ W)	Delay(pS)
8bit ALU using StandardVt Cells	50.8	246.3
8 bit ALU using High Vt cells in CLA	44.32	296.24
8bit ALU Applying StandardVt in Critical Path of CLA	43.58	258.5

Table – VII shows the performance of 8 bit ALU when it is designed with Standard V_t cells, High V_t cells and after applying Standard V_t cells in the Critical path of CLA. The average power consumption and delay of ALU is 50.8 μ W and 246.3pS respectively. After applying HV_t cells in CLA 14.6% of average power consumption was reduced and 20% of delay was increased. So to further reducing the power and delay Standard V_t cells are placed in Critical path of CLA. Then 1.69% of power consumption was reduced and 14.5% of delay was reduced. This shows the best performance of power and delay of 8-bit ALU.

VI. CONCLUSION

The main goal of this paper is to reduce power and delay. The key element in the 8-bit ALU is the 8-bit Carry look-ahead adder. So to reduce power High V_t Cells are used in the P-MOSFET's of Logic gates, and to reduce delay standard V_t Cells are used in logic gates of critical path. After applying the High V_t Cell concept in CLA, power reduction in ALU was 14.6%, and the delay reduction was 14.5% after placing standard V_t cells in the Critical path of CLA. This 8-bit ALU can be designed for other than these eight operations. This ALU can be extended to 16-bit also. This 8-bit ALU is can operate all Arithmetic and Logical operations. The total 8-bit ALU is designed in 45nm CMOS technology using Cadence tools.

REFERENCES

- [1] Microprocessors Design Principles and Practices with VHDL by Enoch .O.Hwang.
- [2] S Swetha, Md Afreen begum "Design of High Speed, Area Optimized and Low Power Arithmetic and Logic Unit" Advances in Industrial Engineering and Management, Vol. 6, No. 1 (2017), 26-31
- [3] R.DurgaBhavani, V.Silpakesav"Efficient design of Low –power 4 bit ALU using HVT Cell Concept" in CVR Journal of Science and Technology, Volume 9, December 2015, ISSN 2277-3916, pp-61-65., India.
- [4] T. Ester Rani, Dr. M.Asha Rani, Dr.Rameshwarrao, "Area Optimized Low Power Arithmetic and Logic Unit", 3rd International Conference on Electronics Computer Technology (ICECT 2011), V3-224-228.
- [5] P.Satyamoorthy, S.Vijya Lakshmi and A.Daneil Raj "Efficient Design of Low power ALU using PTL-GDI Logic Full adder", in IJCA Dec 2013.
- [6] LakshmiSwetha and K.Kalpana "An Efficient Design and Implementation of ALU using Gated Diffusion Index", in IJECS Volume 4 Issue 5 May 2015.

10.22214/IJRASET

45.98

IMPACT FACTOR:
7.129

IMPACT FACTOR:
7.429

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 (24*7 Support on Whatsapp)