IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 0.6 V passive mixer with high conversion gain in 65 nm CMOS process
Chao ChenJianhui WuZhikuang Cai
Author information
JOURNAL FREE ACCESS

2015 Volume 12 Issue 3 Pages 20141127

Details
Abstract

A passive mixer with a complementary gm stage and a low voltage IF trans-impedance amplifier, which can operate under low voltage conditions, is proposed in this letter. With at most two transistors stacked between vdd and gnd, the proposed mixer can be realized in regular CMOS processes without reducing the threshold voltage of transistors. A high conversion gain is obtained thanks to the high utilization efficiency of the RF current generated by the trans-conductance (gm) stage. A prototype of the proposed mixer structure which works in the frequency band from 1 GHz to 2 GHz is designed and fabricated in SMIC 65 nm CMOS process. Measurement results indicate that, the prototype achieves a conversion of 22 dB and a noise figure of 15 dB. The power consumption is 1.2 mW under the supply voltage of 0.6 V.

Content from these authors
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top