Abstract
We report the integration of six levels of Cu interconnects using dual inlaid patterning in a 0.2 μm logic technology. A review of process technology as well as device performance shortcomings using conventional aluminum metallization has been presented. Two tantalum based barriers, TaNx and Ta-Si-N as well as a titanium based barrier, CVD TiN, have been evaluated for their applicability. The use of embedded barriers wherein the barrier is formed below the surface of the dielectric has also been discussed as a potential option. No degradation to the device front-end parametrics were found with the choice of an appropriate barrier. Planarization by Cu CMP introduces surface topography that needs to be minimized in order to process multiple levels of interconnects within specified sheet resistance distributions for a range of line widths. Excellent results with highly planarized levels of metallization have consistently been achieved through an optimization of the unit processes and device integration.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Jain et al. in Advanced Metallization and Interconnect Systems for ULSI Applications in 1997, edited by R. Cheung, J. Klein, K. Tsubouchi, M. Murakami and N. Kobayashi (Materials Research Society, Warrendale, PA, 1998), pp.41–47.
S. Venkatesan et al., IEDM Technical Digest (IEEE, Piscataway, NJ, 1997) pp.769–772.
J.A. Thornton, J. Tabock and D.W. Hoffman, Thin Solid Films 64, 111 (1979).
J. Mendonca et al. in Advanced Metallization and Interconnect Systems for ULSI Applications in 1997, edited by R. Cheung, J. Klein, K. Tsubouchi, M. Murakami and N. Kobayashi (Materials Research Society, Warrendale, PA 1998) pp.741–7 45.
J. Farkas et al. in Advanced Metaflization and Interconnect Systems for ULSI Applications in 1997, edited by R. Cheung, J. Klein, K. Tsubouchi, M. Murakami and N. Kobayashi (Materials Research Society, Warrendale, PA 1998) pp.523–533.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Venkatraman, R., Jain, A., Farkas, J. et al. Integration of Multi-Level Copper Metallization into a High Performance Sub-0.25μM Technology. MRS Online Proceedings Library 514, 41–52 (1998). https://doi.org/10.1557/PROC-514-41
Published:
Issue Date:
DOI: https://doi.org/10.1557/PROC-514-41