Abstract
The consequence of tungsten metal purity on the electrical properties of an annealed MOS gate stack with a lanthanum silicate gate dielectric has been investigated. Optimization of the electrical and physical properties of a device with any given dielectric requires the proper choice of metal gate electrode and capping layer. This study is intended to show the importance of tungsten capping layer processing optimization and subsequent effects on the equivalent oxide thickness, fixed charge, and density of interface states of La-Si-O gate dielectric MIS devices. In the experiment, La-Si-O films of physical thickness of 1.6 nm were deposited on a Si substrate, subsequently depositing TaN as the gate electrode and W as a capping layer. A post metallization anneal in flowing nitrogen at 1000°C for short times resulted in widely different measured properties of the MIS devices, dependent on the quality of the tungsten deposited. XRD and SIMS profiles of the gate stacks showed a clear relationship between concentration of oxygen and processing of the tungsten. A 1000°C, 10 sec anneal resulted in EOT values of 1.1 nm and 2.2 nm on gate stacks with low and high oxygen concentration in the tungsten, respectively. Defect densities decreased with increased anneal temperature and time, and annealing with low oxygen-concentration tungsten resulted in higher effective fixed charge. SIMS data suggests that oxygen in the tungsten diffuses to the Si/La-Si-O interface through the TaN electrode, resulting in the observed differences in the defect densities and EOT.
Similar content being viewed by others
References
A. I. Kingon, J. P. Maria, and S. K. Streiffer, Nature 406 (6799), 1032 (2000).
J. P. Maria, D. Wicaksana, A. I. Kingon et al., J. Appl. Phys. 90 (7), 3476 (2001).
S. Stemmer, J. P. Maria, and A. I. Kingon, Appl. Phys. Lett. 79 (1), 102 (2001).
D. J. Lichtenwalner, J. S. Jur, A. I. Kingon et al., J. Appl. Phys. 98 (2) (2005).
J. P. Maria, D. Wickaksana, J. Parrette et al., J. Mater. Res. 17(7), 1571 (2002).
D. J. Lichtenwalner, J.S. Jur, N. Inoue et al., in ECS Transactions Vol. 1 (LA-G3): High Dielectric Constant Gate Stacks III, edited by S. Kar et al (LA, 2005)
E. J. Preisler, S. Guha, M. Copel et al., Appl. Phys. Lett. 85(25), 6230 (2004).
A. B. Kiss, J. Thermal Analysis and Calorimetry 54(3), 815 (1998).
L. Maille, C. Sant, C. Le Paven-Thivet et al., Thin Solid Films 428(1–2), 237 (2003).
I. A. Weerasekera, S. I. Shah, D. V. Baxter et al., Appl. Phys. Lett. 64(24), 3231 (1994).
Z. Chen, V. Misra et al., Phys. Status Solidi B 241, 2253 (2004).
C. S. Kang, H. Cho, Y. H. Kim et al., J. Vac. Sci. Technol.B 21(5), 2026 (2003).
E.H. Nicollian and J.R. Brews, MOS Physics and Technology. (Wiley, New York, 1982).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Jur, J.S., Lichtenwalner, D.J., Inoue, N. et al. Processing Impact on Electrical Properties of Lanthanum Silicate Thin Films. MRS Online Proceedings Library 917, 1003 (2006). https://doi.org/10.1557/PROC-0917-E10-03
Received:
Accepted:
Published:
DOI: https://doi.org/10.1557/PROC-0917-E10-03