ABSTRACT
Three-dimensional (3D) integration technology has been proposed as a promising technology to provide small footprint, reduced wirelength, and the capability of heterogeneous integration. In particular, 3D IC is a good candidate to address the design issues in conventional analog/digital mixed-signal IC designs. In this work, we focus on modeling and analyzing the impacts of through silicon vias (TSVs) on mixed-signal ICs. Based on the analysis, a set of design methodologies for 3D mixed-signal ICs are proposed. The design methodologies are verified with a case study, in which a 12-bit successive approximation register analog-to-digital converter (SAR ADC) is re-designed by partitioning it into three stacked layers for 3D integration. The experimental results show that, compared to the traditional 2D counterpart, our 3D SAR ADC with optimized TSV placement can achieve significant area and power reduction, and performance improvement. Specifically, due to the isolation of substrate noise disturbance in our 3D design, the signal-to-noise-plus-distortion ratio (SNDR) is improved from 68.74 dB to 74.12 dB.
- Y. Xie, G. Loh, and et al., "Design space exploration for 3D architectures," JETC, vol. 2, no. 2, pp. 65--103, 2006. Google ScholarDigital Library
- T. Zhang, Y. Zhan, and et al., "Temperature-aware routing in 3D ICs," in ASPDAC, 2006, pp. 6--11. Google ScholarDigital Library
- P. Falkenstern, Y. Xie, and et al., "Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis," in ASPDAC, 2010, pp. 169--174. Google ScholarDigital Library
- T. Zhang, K. Wang, Y. Feng, X. Song, L. Duan, Y. Xie, X. Cheng, and Y. Lin, "A customized design of DRAM controller for on-chip 3D DRAM stacking," in CICC, 2010, pp. 1--4.Google Scholar
- J. Kim, C. Oh, and et al., "A 1.2V 12.8GB/s 2Gb mobile wide-I/O DRAM with 4× 128 I/Os using TSV-based stacking," in ISSCC, 2011, pp. 496--498.Google Scholar
- V. Suntharalingam, R. Berger, and et al., "Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology," in ISSCC, 2005, pp. 356--357.Google Scholar
- J. Burns, L. McIlrath, and et al., "Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip," in ISSCC, 2001, pp. 268--269.Google Scholar
- Y. Lee, G. Kim, and et al., "A modular 1mm3 die-stacked sensing platform with optical communication and multi-modal energy harvesting," in ISSCC, 2012, pp. 402--404.Google Scholar
- J. Kim, J. Cho, and J. Kim, "TSV modeling and noise coupling in 3D IC," in ESTC, 2010, pp. 1--6.Google Scholar
- K. Yoon, G. Kim, and et al., "Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer," in EPTC, 2009, pp. 702--706.Google Scholar
- C. Liu, T. Song, and et al., "Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC," in DAC, 2011, pp. 783--788. Google ScholarDigital Library
- J. Cho, J. Shim, and et al., "Active circuit to through silicon via (TSV) noise coupling," in EPEPS, 2009, pp. 97--100.Google Scholar
- A. Agnes, E. Bonizzoni, and et al., "A 9.4-ENOB 1v 3.8 μW 100ks/s SAR ADC with time-domain comparator," in ISSCC, 2008, pp. 246--610.Google Scholar
- N. Verma and A. P. Chandrakasan, "An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes," JSSC, vol. 42, no. 6, pp. 1196--1205, 2007.Google Scholar
- H. Fan, X. Han, and et al., "A 12-bit self-calibrating SAR ADC achieving a nyquist 90.4-dB SFDR," Analog Integrated Circuits and Signal Processing, vol. 74, no. 1, pp. 239--254, 2013. Google ScholarDigital Library
- {Online}. Available: http://web.mit.edU/8.02t/www/materials/StudyGuide/guide05.pdfGoogle Scholar
- W. Liu, H. Du, Y. Wang, and et al., "TSV-aware topology generation for 3D clock tree synthesis," in ISQED, 2013, pp. 300--307.Google Scholar
Recommendations
CMOS current steering logic for low-voltage mixed-signal integrated circuits
A quiet logic family-complementary metal-oxide-semiconductor (CMOS) current steering logic (CSL)-has been developed for use in low-voltage mixed-signal integrated circuits. Compared to a CMOS static logic gate with its output range of /spl Delta/V/sub ...
RF and mixed signal circuits for a DVB-H receiver
This paper presents a tutorial on RF and mixed signal circuits design for a digital video broadcasting-handheld tuner. A detailed description of the wideband low noise amplifier, the mixer, the synthesizer and the ADC, which are the most challenging ...
Comments