Huafeng Yu
ABSTRACT
The design of embedded systems from multiple views and heterogeneous models is ubiquitous in avionics as, in particular, different high-level modeling standards are adopted for specifying the structure, hardware and software components of a system. The system-level simulation of such composite models is necessary but difficult task, allowing to validate global design choices as early as possible in the system design flow. This paper presents an approach to the issue of composing, integrating and simulating heterogeneous models in a system co-design flow. First, the functional behavior of an application is modeled with synchronous data-flow and statechart diagrams using Simulink/Gene-Auto. The system architecture is modeled in the AADL standard. These highlevel, synchronous and asynchronous, models are then translated into a common model, based on a polychronous model of computation, allowing for a Globally Asynchronous Locally Synchronous (GALS) interpretation of the composed models. This translation is implemented as an automatic model transformation within Polychrony, a toolkit for embedded systems design. Simulation, including profiling and value change dump demonstration, has been carried out based on the common model within Polychrony. An avionic case study, consisting of a simplified doors and slides control system, is presented to illustrate our approach.
- ATL. http://www.eclipse.org/atl/.Google Scholar
- GTKWave. http://gtkwave.sourceforge.net/.Google Scholar
- Kermeta. http://www.kermeta.org/.Google Scholar
- RT-Builder. http://www.geensoft.com/.Google Scholar
- Syndex. http://www-rocq.inria.fr/syndex/.Google Scholar
- The MathWorks: Simulink. http://www.mathworks.com/products/simulink/.Google Scholar
- IEEE Standard for Verilog Hardware Description Language (VHDL), 2006. IEEE Std 1364-2005.Google Scholar
- Airlines Electronic Engineering Committee. Avionics Application Software Standard Interface (ARINC 653), 1997.Google Scholar
- R. Alur, T. Dang, J. Esposito, Y. Hur, F. Ivancic, V. Kumar, I. Lee, P. Mishra, and G. P. snd O. Sokolsky. Hierarchical modeling and analysis of embedded systems. Proc. IEEE, 91(1): 11--28, 2003.Google ScholarCross Ref
- L. Besnard, T. Gautier, P. Le Guernic, and J.-P. Talpin. Compilation of polychronous data flow equations. In S. Shukla and J.-P. Talpin, editors, Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools, 2010.Google Scholar
- M. Y. Chkouri, A. Robert, M. Bozga, and J. Sifakis. Translating AADL into BIP - Application to the Verification of Real-Time Systems. In International Workshop on Model Based Architecting and Construction of Embedded Systems (ACES'08), Toulouse, France, September 2008. Springer-Verlag.Google Scholar
- J. Eker, J. Janneck, E. Lee, J. Liu, J. Ludwig, S. Neuendorffer, S. Sachs, and Y. Xiong. Taming heterogeneity: The Ptolemy approach. Proc. IEEE, 91(1): 127--144, 2003.Google ScholarCross Ref
- A. Gamatié, T. Gautier, and L. Besnard. Modeling of Avionics Applications and Performance Evaluation Techniques using the Synchronous Language SIGNAL. In SLAP'03. Elsevier Science B. V., 2003. Google ScholarDigital Library
- INRIA ESPRESSO team. Polychrony. http://www.irisa.fr/espresso/Polychrony.Google Scholar
- A. Kountouris and P. Le Guernic. Profiling of Signal Programs and its application in the timing evaluation of design implementations. In Proceedings of the IEE Colloq. on HW-SW Cosynthesis for Reconfigurable Systems, HP Labs, Bristol, UK, 1996.Google ScholarCross Ref
- P. Le Guernic, J.-P. Talpin, and J.-C. Le Lann. Polychrony for System Design. Journal for Circuits, Systems and Computers, 12(3): 261--304, 2003.Google Scholar
- D. A. Mathaikutty, H. D. Patel, S. K. Shukla, and A. Jantsch. SML-Sys: a functional framework with multiple models of computation for modeling heterogeneous system. Design Automation for Embedded Systems, 12: 1--30, 2008.Google ScholarDigital Library
- D. Monteverde, A. Olivero, S. Yovine, and V. Braberman. VTS-based Specification and Verification of Behavioral Properties of AADL Models. In International Workshop on Model Based Architecting and Construction of Embedded Systems (ACES'08). Springer-Verlag, 2008.Google Scholar
- I. Sander and A. Jantsch. System modeling and transformational design refinement in ForSyDe. IEEE Trans. Comput. Aided Design Integr. Circuits Syst., 23(1): 17--32, 2004. Google ScholarDigital Library
- F. Singhoff and A. Plantec. AADL modeling and analysis of hierarchical schedulers. In ACM international conference on Ada (SIGAda'07), 2007. Google ScholarDigital Library
- Society of Automotive Engineers (SAE). Architecture Analysis & Design Language (AADL, SAE standard ASS5506). http://www.sae.org.Google Scholar
- The CESAR project. Cost-efficient methods and processes for safety relevant embedded systems. http://www.cesarproject.eu, 2010.Google Scholar
- A. Toom, T. Naks, M. Pantel, M. Gandriau, and I. Wati. Gene-Auto: An Automatic Code Generator for a Safe Subset of SimuLink/StateFlow and Scicos. In European Conference on Embedded Real-Time Software (ERTS'08), 2008.Google Scholar
Index Terms
- System-level co-simulation of integrated avionics using polychrony
Recommendations
Exploring system architectures in AADL via Polychrony and SynDEx
Architecture analysis & design language (AADL) has been increasingly adopted in the design of embedded systems, and corresponding scheduling and formal verification have been well studied. However, little work takes code distribution and architecture ...
Polychronous modeling, analysis, verification and simulation for timed software architectures
High-level modeling languages and standards, such as Simulink, SysML, MARTE and AADL (Architecture Analysis & Design Language), are increasingly adopted in the design of embedded systems so that system-level analysis, verification and validation (V&V) ...
Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits
We consider the problem of synthesizing the asynchronous wrappers and glue logic needed for the correct GALS implementation of a modular synchronous system. Our approach is based on the weakly endochronous synchronous model, which defines high-level, ...
Comments