Xiangrong Zhou
ABSTRACT
In this paper we present an application-driven address translation scheme for low-power and real-time embedded processors with virtual memory support. The power inefficiency and nondeterministic execution times of address-translation mechanisms have been major barriers in adopting and utilizing the benefits of virtual memory in embedded processors with low-power and real-time constraints. To address this problem, we propose a novel, Customizable Translation Table (CTT) organization, where application knowledge regarding the virtual memory footprint is used in order to eliminate conflicts in the hardware translation buffer and, thus, achieve tag-free address translation lookups. The set of virtual pages is partitioned into groups, such that for each group only a few of the least significant bits are used as an index to obtain the physical page number. We outline an efficient compile-time algorithm for identifying these groups and allocate their translation entries optimally into the CTT. The proposed methodology relies on the combined efforts of compiler, operating system, and hardware architecture to achieve a significant power reduction. The experiments that we have performed on a set of embedded applications show power reductions in the range of 55% to 80% compared to a general- purpose Translation Lookaside Buffer (TLB).
- B. Jacob and T. Mudge, Virtual memory: issues of implementation, IEEE Computer, vol. 31, n. 6, pp. 33--43, June 1998. Google Scholar
Digital Library
- M. Ekman, F. Dahlgren and P. Stenstrom, TLB and snoop energy-reduction using virtual caches in low-power chip-microprocessors, in ISLPED, pp. 243--246, August 2002. Google ScholarDigital Library
- M. Cekleov and M. Dubois, Virtual-address caches. Part 1: problems and solutions in uniprocessors, IEEE Micro, vol. 17, n. 5, pp. 64--71, September 1997. Google ScholarDigital Library
- X. Qiu and M. Dubois, Towards virtually-addressed memory hierarchies, in HPCA, pp. 51--62, January 2001. Google ScholarDigital Library
- T. Juan, T. Lang and J. J. Navarro, Reducing TLB power requirement, in ISLPED, pp. 196--201, August 1997. Google ScholarDigital Library
- J. H. Lee, J. S. Lee, S. Jeong and S. Kim, A banked-promotion TLB for high performance and low power, in ICCD, pp. 118--123, September 2001. Google ScholarDigital Library
- M. Kandemir, I. Kadayif and G. Chen, Compiler-Directed Code Restructuring for Reducing Data TLB Energy, in CODES+ISSS, pp. 98--103, September 2004. Google ScholarDigital Library
- S. Baase and A.V. Gelder, Computer Algorithms, Addison-Wesley, Boston, MA, 2000.Google Scholar
- G. Reinman and N. Jouppi, An Integrated Cache Timing and Power Modella, Technical report, Western Research Lab, 1999.Google Scholar
- V. Stojanovic and V.G. Oklobdzija, Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE Journal of Solid-State Circuits, vol. 34, n. 4, pp. 536 -- 548, April 1999.Google Scholar
- C. Lee, M. Potkonjak and W. H. Mangione-Smith, MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systemsla, in 30th MICRO, pp. 330--335, December 1997. Google ScholarDigital Library
- T. Austin, E. Larson and D. Ernst, SimpleScalar: An infrastructure for computer system modeling, IEEE Computer, vol. 35, n. 2, pp. 59--67, February 2002. Google ScholarDigital Library
Index Terms
- Energy-efficient address translation for virtual memory support in low-power and real-time embedded processors
Recommendations
Arithmetic-based address translation for energy-efficient virtual memory support in low-power, real-time embedded systems
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system designIn this paper, we present an arithmetic-based address translation scheme for low-power and real-time embedded processors with virtual memory support. General-purpose virtual memory support comes with its fundamental disadvantages of excessive power ...
Power-efficient prefetching for embedded processors
Because of stringent power constraints, aggressive latency-hiding approaches, such as prefetching, are absent in the state-of-the-art embedded processors. There are two main reasons that make prefetching power inefficient. First, compiler-inserted ...
Compiler-Assisted Memory Encryption for Embedded Processors
Transactions on High-Performance Embedded Architectures and Compilers IIA critical component in the design of secure processors is memory encryption which provides protection for the privacy of code and data stored in off-chip memory. The overhead of the decryption operation that must precede a load requiring an off-chip ...
Comments