Changbo Long
ABSTRACT
Sleep transistors are effective to reduce dynamic and leakage power. The cluster-based design was proposed to reduce the sleep transistor area by clustering gates to minimize the simultaneous switching current per cluster and then inserting a sleep transistor per cluster. In the paper, we propose a novel distributed sleep transistor network (DSTN), and show that DSTN is intrinsically better than the cluster-based design in terms of the sleep transistor area and circuit performance. We reveal properties of optimal DSTN designs, and then develop an efficient algorithm for gate level DSTN synthesis. The algorithm obtains DSTN designs with up to 70.7% sleep transistor area reduction compared to cluster-based designs. Furthermore, we present custom layout designs to verify the area reduction by DSTN.
- J. Kao, S. Narendra, and A. Chandrakasan, "Subthreshold leakage modeling and reduction techniques," in Proc. Int. Conf. on Computer Aided Design, pp. 141--148, Nov. 2002. Google Scholar
Digital Library
- S.Mutah and et~al., "1-v power supply high-speed digital circuit technology with multithreshold-voltage cmos," IEEE Journal of Solid-State Circuits, August 1995.Google Scholar
- J. Kao, S. Narendra, and A. Chandrakasan, "Mtcmos hierarchical sizing based on mutual exclusive discharge patterns," in DAC, 1998. Google ScholarDigital Library
- M. Anis, S. Areibi, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," in DAC, 2002. Google ScholarDigital Library
- C. Long and L. He, "Distributed sleep transistor network for power reduction," tech. rep., UCLA EE Dept., http://eda.ee.ucla.edu/publications.html, 2003. Google ScholarDigital Library
- T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE Journal of Solid-State Circuits, vol. 25, pp. 584--594, April 1990.Google ScholarCross Ref
- Y. M. Jiang, K. T. Cheng, and A. C. Deng, "Estimation of maximum power supply noise for deep sub-micron designs," in IEEE Proc. Of Sym. On Low Power Electronics and Design, pp. 233--238, 1998. Google ScholarDigital Library
- X. D. Tan and C. J. Shi, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in Proc. Design Automation Conf, pp. 78--83, 1999. Google ScholarDigital Library
- Y. M. Jiang, K. T. Cheng, and A. Krstic, "Estimation of maximum power and instantaneous current using a genetic algorithm," in Proc. IEEE Custom Integrated Circuits Conf., pp. 135--138, May 1997.Google ScholarCross Ref
- A. Kristic and K. T. Cheng, "Vector generation for maximum instantaneous current through supply lines for cmos circuits," in Proc. Design Automation Conf, pp. 383--388, June 1997. Google ScholarDigital Library
- E. M. Sentovich, K. J. Singh, L. Lavagno, and etc., "Sis: a system for sequential circuit synthesis," Memorandum NO. UCB/ERL M92/41, May 1992.Google Scholar
- W. Liao and L. He, "Leakage power modeling and reduction with data retention," in Proc. Int. Conf. on Computer Aided Design, pp. 714--719, 2002. Google ScholarDigital Library
Index Terms
- Distributed sleep transistor network for power reduction
Recommendations
Distributed sleep transistor network for power reduction
Sleep transistors are effective to reduce leakage power during standby modes. The cluster-based design was proposed to save sleep transistor area by clustering gates to minimize the simultaneous switching current per cluster and inserting a sleep ...
NBTI-aware sleep transistor design for reliable power-gating
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSINegative Bias Temperature Instability (NBTI) has been regarded as most important source of reliability of CMOS devices, and specifically pMOS transistors.
In this work we focus on the NBTI-induced degradation of sleep transistor cells More in details we ...
Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits
This work impacts on the huge potential of FinFET technology, which can replace bulk MOS below 32 nm. Here, two new techniques are introduced to mitigate leakage power as leakage controlling pass transistor P-type LCPT (P) and leakage controlling pass ...
Comments