Brent Goplen
Sachin Spatnekar
ABSTRACT
Thermal problems and limitations on interlayer via densities are important design constraints on three-dimensional integrated circuits (3D ICs), and need to be considered during global and detailed placement. Analytical and partitioning-based techniques are developed to explore the tradeoff between wirelength, interlayer via counts, and thermal effects. This method allows wirelengths to be minimized for any desired interlayer via density and temperatures to be reduced while minimizing deleterious effects on wirelength and interlayer via counts. Wirelength reductions within 2% of the optimal can be achieved using 46% fewer interlayer vias. Temperatures can be reduced by about 20% with only 1% higher wirelengths and 10% more interlayer vias.
- T. Tanprasert, "An Analytical 3-D Placement that Reserves Routing Space," ISCAS '00, 69--72.Google Scholar
- B. Goplen and S. S. Sapatnekar, "Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach," ICCAD '03, 86--89. Google ScholarDigital Library
- I. Kaya, M. Olbrich, and E. Barke, "3-D Placement Considering Vertical Interconnects," Proc. IEEE Int. SOC Conf. '03, 257--258.Google Scholar
- R. Hentschke, G. Flach, F. Pinto, and R. Reis, "Quadratic Placement for 3D Circuits Using z-Cell Shifting, 3D Iterative Refinement and Simulated Annealing," Proa Symp. on Integrated Circuits and Syst. Des. '06, 220--225. Google ScholarDigital Library
- Y. Deng and W. Maly, "Interconnect Characteristics of 2.5-D System Integration Scheme," ISPD '01, 171--175. Google ScholarDigital Library
- S. Das, A. Chandrakasan, and R. Reif, "Design Tools for 3-D Integrated Circuits," ASP-DAC '03, 53--56. Google ScholarDigital Library
- C. N. Chu and D. F. Wong, "A Matrix Synthesis Approach to Thermal Placement," ISPD '97, 163--168. Google ScholarDigital Library
- B. Obermeier and F. M. Johannes, "Temperature-Aware Global Placement," ASP-DAC '04, 143--148. Google ScholarDigital Library
- C. H. Tsai and S. M. Kang, "Cell-Level Placement for Improving Substrate Thermal Distribution," TCAD, 2000, 19(2), 253--266. Google ScholarDigital Library
- G. Chen and S. S. Sapatnekar, "Partition-Driven Standard Cell Thernal Placement," ISPD '03, pp. 75--80. Google ScholarDigital Library
- A. E. Dunlop and B. W. Kermghan, "A Procedure for Placement of Standard Cell VLSI Circuits," TCAD, 1985, 4(1), 92--98.Google Scholar
- C.-C. Chang, J. Cong, M. Romesis, and M. Xie, "Optimality and Scalability Study of Existing Placement Algorithms," TCAD, 2004, 23(4), 537--549. Google ScholarDigital Library
- N. Viswanathan and C. Chu, "FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," ISPD '04, 26--33. Google ScholarDigital Library
- M. Pan, N. Viswanathan, and C. Chu, "An Efficient and Effective Detailed Placement Algorithm," ICCAD '05, 48--55. Google ScholarDigital Library
- G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel Hypergraph Partitioning: Applications in VLSI Domain," IEEE Trans, on VLSI Syst., 1999, 7(1), 69--79. Google ScholarDigital Library
- http://er.cs.ucla.edu/benchmarks/ibm-place/Google Scholar
- J. Burns, L. McIlrath, C. Keast, C. Lewis, A. Loomis, K. Warner, and P. Wyatt, "Three-Dimensional Integrated Circuits for Low-Power, High-Bandwidth Systems on a Chip," ISSCC Digest of Technical Papers, 2001, 268--269.Google Scholar
- K. Warner, J. Burns, C. Keast, R. Kunz, D. Lennon, A. Loomis, W. Mowers, and D. Yost, "Low-Temperature Oxide-Bonded Three-Dimensional Integrated Circuits," IEEE International SOI Conference Proceedings, 2002, 123--124.Google Scholar
- J. Cong, "Challenges and Opportunities for Design Innovations in Nanometer Technologies," Invited SRC Design Sciences Concept Paper, 1998, 1--15.Google Scholar
Index Terms
- Placement of 3D ICs with thermal and interlayer via considerations
Recommendations
TSV-aware analytical placement for 3D IC designs
DAC '11: Proceedings of the 48th Design Automation ConferenceThrough-silicon vias (TSVs) are required for transmitting signals among different dies for the three-dimensional integrated circuit (3D IC) technology. The significant silicon areas occupied by TSVs bring critical challenges for 3D IC placement. Unlike ...
Thermal via placement in 3D ICs
ISPD '05: Proceedings of the 2005 international symposium on Physical designAs thermal problems become more evident, new physical design paradigms and tools are needed to alleviate them. Incorporating thermal vias into integrated circuits (ICs) is a promising way of mitigating thermal issues by lowering the thermal resistance ...
Placement of thermal vias in 3-D ICs using various thermal objectives
As thermal problems become more evident, new physical design paradigms and tools are needed to alleviate them. Incorporating thermal vias into integrated circuits (ICs) is a promising way of mitigating thermal issues by lowering the effective-thermal ...
Comments