Sarvesh H. Kulkarni
ABSTRACT
We present the first in-depth study of the two existing algorithms, namely, Clustered Voltage Scaling (CVS) and Extended Clustered Voltage Scaling (ECVS), used for assigning the voltage supply to gates in integrated circuits having dual power supplies. We present a comparison of the achievable power savings using these algorithms on various benchmark circuits and first point out that ECVS does provide appreciably larger power improvements compared to CVS. We then provide a new algorithm based on ECVS that further improves the power savings by efficient assignment of the power supplies to the gates. Our new algorithm provides up to 66% power reduction and improves the power savings by up to 28% and 13% with respect to CVS and ECVS respectively. Furthermore, since level conversion is an essential component of dual power supply systems we also present the first circuit-specific sensitivity study of achievable power savings to the energy and delay penalties imposed by level conversion.
- K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design," Proc. ISLPED, pp. 3--8, 1995. Google Scholar
Digital Library
- C. Chen, A. Srivastava and M. Sarrafzadeh, "On gate level power optimization using dual-supply voltages," IEEE Trans. on VLSI Systems, vol. 9, pp. 616--629, Oct. 2001. Google ScholarDigital Library
- K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida and K. Nogami, "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE JSSC, pp. 463--472, Mar. 1998.Google Scholar
- M.R. Bai and D. Sylvester, "Analysis and design of level converting flip-flops for dual-Vdd/Vth integrated circuits," Proc. International Symposium on System-on-Chip, pp. 151--154, 2003.Google Scholar
- F. Ishihara, F. Sheikh and B. Nikolic, "Level conversion for dual supply systems," Proc. ISLPED, pp. 164--167, 2003. Google ScholarDigital Library
- N. Magen, A. Kolodny, U. Weiser and N. Shamir, "Interconnect power dissipation in a microprocessor," International Workshop on System-Level Interconnect Prediction, pp. 7--13, 2004. Google ScholarDigital Library
- M. Hamada, Y. Ootaguro and T. Kuroda, "Utilizing surplus timing for power reduction," Proc. CICC, pp. 89--92, 2001.Google ScholarCross Ref
- M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, et al., "A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," IEEE JSSC, pp. 1772--1780, Nov. 1998.Google Scholar
- T. Kuroda and M. Hamada, "Low-power CMOS digital design with dual embedded adaptive power supplies," IEEE JSSC, pp. 652--655, Apr. 2000.Google Scholar
- A. Srivastava and D. Sylvester, "Minimizing total power by simultaneous Vdd/Vth assignment," Proc. ASPDAC, pp. 400--403, 2003. Google ScholarDigital Library
- D. Sylvester and K. Keutzer, "System-level performance modeling with BACPAC -- Berkeley advanced chip performance calculator," International Workshop on System-Level Interconnect Prediction (workshop notes), pp. 109--114, 1999.Google Scholar
- F. Brglez and H. Fujiwara, "A neural netlist of 10 combinational benchmark circuits and a target translator in Fortran," Proc. ISCAS, pp. 695--698, May 1985.Google Scholar
- J. Fishburn and A. Dunlop, "TILOS: a posynomial programming approach to transistor sizing," Proc. ICCAD, pp. 326--328, 1985.Google Scholar
- A. Srivastava, D. Sylvester and D. Blaauw, "Power minimization using simultaneous gate sizing, dual-Vdd, and dual-Vth assignment," Proc. DAC, in press, 2004. Google ScholarDigital Library
- S. H. Kulkarni and D. Sylvester, "High performance level conversion for dual VDD design," IEEE Trans. On VLSI Systems, in press, 2004. Google ScholarDigital Library
Index Terms
- A new algorithm for improved VDD assignment in low power dual VDD systems
Recommendations
Row Based Dual-VDD Island Generation and Placement
DAC '14: Proceedings of the 51st Annual Design Automation ConferencePower consumption has become a major consideration in nanometer chip design. Since the dynamic power is proportional to V dd2, and the static power is proportional to V dd, lowering power supply voltage is an efficient method to reduce the power usage.
...
Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics
FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arraysTraditional FPGAs use uniform supply voltage Vdd and uniform threshold voltage Vt. We propose to use pre-defined dual-Vdd and dual-Vt fabrics to reduce FPGA power. We design FPGA circuits with dual-Vdd/dual-Vt to effectively reduce both dynamic power ...
FPGA power reduction using configurable dual-Vdd
DAC '04: Proceedings of the 41st annual Design Automation ConferencePower optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a satisfactory performance and power tradeoff. We design FPGA circuits and ...
Comments