Emrah Acar
ABSTRACT
Leakage power is emerging as a new critical challenge in the design of high performance integrated circuits. Leakage is increasing dramatically with each technology generation and is expected to dominate system power. This paper describes a static (i.e input independent) technique for efficient and accurate leakage estimation. A probabilistic technique is presented to compute the average leakage of combinational circuits. The proposed technique gives accurate results with an average error of only 2% for the ISCAS benchmarks and accurately predict both subthreshold and gate leakage as well as the leakage sensitivities to process and environmental parameters.
- Managing Power in Ultra Deep Submicron ASIC/IC Design, Synopsys White Paper, May 2002.Google Scholar
- S. Borkar, "Low-Voltage Design for Portable Systems", ISSCC 2002.Google Scholar
- M. A. Cirit, "Estimating Dynamic Power Consumption of CMOS Circuits", Proceedings of ICCAD, 1987.Google Scholar
- R. Gu and M. Elmasry, "Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits", IEEE Journal of Solid-State Circuits, May 1996.Google Scholar
- S. Sirichotiyakul etal., "Duet: An Accurate Leakage Estimation and Optimization Tool for Dual-Vt Circuits", Trans. on VLSI, Apr 2002. Google ScholarDigital Library
- W. Jiang, V. Tiwari, E. Iglesia and A. Sinha, "Topological Analysis for Leakage Prediction of Digital Circuits", Proc. VLSI 2002. Google ScholarDigital Library
- Z. Chen, L. Wei and K. Roy, "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks", Proc. ISLPED 1998. Google ScholarDigital Library
- J. Halter and F. Najm, "A Gate-level Leakage Power Reduction Method for Ultra-low-power CMOS Circuits", Proc. CICC 1997.Google ScholarCross Ref
- R. Kumar and C. Ravikumar, "Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment", Proc. DATE, 2002. Google ScholarDigital Library
- F. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits", Trans. on VLSI, Dec, 1994. Google ScholarDigital Library
- R. Marculescu, D. Marculescu and M. Pedram, "Probabilistic Modeling of Dependencies During Switching Activity Analysis", Trans. on CAD, Feb 1998. Google ScholarDigital Library
- S. Ercolani etal. "Testability Measures in Pseudorandom Testing", Trans. on CAD, Jun 1992.Google Scholar
- D. Miller, "An Improved Method for Computing a Generalized Spectral Coeficient", Trans. on CAD Mar 1998.Google Scholar
Index Terms
- Leakage and leakage sensitivity computation for combinational circuits
Recommendations
Nanoscale CMOS circuit leakage power reduction by double-gate device
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designLeakage power for extremely scaled (Leff = 25 nm) double-gate devices is examined. Numerical two-dimensional simulation results for double-gate CMOS device/circuit power are presented from physics principle, identifying that double-gate technology is an ...
Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits
This work impacts on the huge potential of FinFET technology, which can replace bulk MOS below 32 nm. Here, two new techniques are introduced to mitigate leakage power as leakage controlling pass transistor P-type LCPT (P) and leakage controlling pass ...
Statistical timing and leakage power analysis of PD-SOI digital circuits
This paper presents a fast statistical static timing and leakage power analysis in Partially-Depleted Silicon-On-Insulator (PD-SOI) CMOS circuits in BSIMSOI3.2 100 nm technology. The proposed timing analysis considers floating body effect on the ...
Comments