Thomas L. Martin
Abstract
This paper introduces a systematic approach to power awareness in mobile, handheld computers. It describes experimental evaluations of several techniques for improving the energy efficiency of a system, ranging from the network level down to the physical level of the battery. At the network level, a new routing method based upon the power consumed by the network subsystem is shown to improve power consumption by 15% on average and to reduce latency by 75% over methods that consider only the transmitted power. At the boundary between the network and the processor levels, the paper presents the problem of local versus remote processing and derives a figure of merit for determining whether a computation should be completed locally or remotely, one that involves the relative performance of the local and remote system, the transmission bandwidth and power consumption, and the network congestion. At the processor level, the main memory bandwidth is shown to have a significant effect on the relationship between performance and CPU frequency, which in turn determines the energy savings of dynamic CPU speed-setting. The results show that accounting for the main memory bandwidth using Amdahl's law permits the performance speed-up and peak power versus the CPU frequency to be estimated to within 5%. The paper concludes with a technique for mitigating the loss of battery energy capacity with large peak currents, showing an improvement of up to 10% in battery life, albeit at some cost to the size and weight of the system.
- Agarwal, A. 1989. Analysis of Cache Performance for Operating Systems and Multiprogramming. Kluwer Academic Publishers, Boston, MA.]] Google Scholar
- Digital Equipment Corporation. 1998. DIGITAL Semiconductor SA-1100 Microprocessor: Technical Reference Manual, revision EC-R5MTC-TE.]]Google Scholar
- Doyle, M., Newman, J., Gozdz, A., Schmutz, C., and Tarascon, J. 1996. Comparison of modeling predictions with experimental data from plastic lithium ion cells. Journal of the Electrochemical Society 143, 6 (June), 1891--1903.]]Google Scholar
- Gold, S. 1997. A PSPICE macromodel for lithium-ion batteries. In Proceedings of the 12th Annual Battery Conference on Applications and Advances. Long Beach, CA, (Jan.).]]Google Scholar
- Govil, K., Chan, E., and Wasserman, H. 1995. Comparing algorithms for dynamic speed-setting of a low power CPU. In Proceedings of the 1st ACM International Conference on Mobile Computing and Networking, 13--25.]] Google Scholar
- Hennessy, J. and Patterson, D. 1996. Computer Architecture: A Quantitative Approach, 2nd ed. Morgan Kaufmann, San Mateo, CA.]] Google Scholar
- Hernandez, C. 1993. A Methodology for Performance Prediction of Spinx I in Multicomputer Architectures. Master's thesis, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA.]]Google Scholar
- Juzkow, M. and Isaacson, M. 1996. Aerogel capacitors: Unleashing the energy of rechargeable batteries. Presented at POWER '96 (October).]]Google Scholar
- Juzkow, M., Gold, S., and Kraemer, B. 1996. Polystor's aerogel capacitor: Enabling new applications. Presented at 6th International Seminar on Double Layer Capacitors (December).]]Google Scholar
- Linden, D. 1995. Handbook of Batteries, 2nd ed. McGraw-Hill, New York.]]Google Scholar
- Martin, T. 1999. Balancing Batteries, Power and Performance: System Issues in CPU Speed-Setting for Mobile Computing. Ph.D. thesis, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA.]] Google Scholar
- Martin, T. and Siewiorek, D. 1996. A Power Metric for Mobile Systems, In Proceedings of the 1996 International Symposium on Low Power Electronics and Design (Aug.), 37--42.]] Google Scholar
- Martin, T. and Siewiorek, D. 1999. Non-ideal battery properties and low power operation in wearable computing. In Proceedings of the 2nd International Symposium on Wearable Computers. San Francisco, CA (Oct.), 101--106.]] Google Scholar
- Martin, T. and Siewiorek, D. 2001. Non-Ideal Battery and Main Memory Effects on CPU Speed-setting for Low Power. IEEE Transactions on Very Large Scale Integrated Systems 9, 1 (Feb.), 29--34.]] Google Scholar
- Rappaport, T. 1996. Wireless Communications: Principles and Practice. Prentice Hall, Englewood Cliffs, NJ.]] Google Scholar
- Shepard, T. 1995. Decentralized Channel Management in Scalable Multiphop Spread-Spectrum Packet Radio Networks. Ph.D. thesis, Massachusetts Institute of Technology Laboratory for Computer Science, Boston, MA.]]Google Scholar
- Uhlig, R., Nagle, D., Mudge, T., Sechrest, S., and Emer, J. 1995. Instruction Fetching: Coping with Code Bloat. In Proceedings of the 22d International Symposium on Computer Architecture (July), 345--356.]] Google Scholar
- Viredaz, M. 1998. The Itsy Pocket Computer Version 1.5 User's Manual. Compaq Western Research Laboratory Tech. Note TN-54.]]Google Scholar
- Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for Reduced CPU Energy, In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation, (Nov.), 13--23.]] Google Scholar
Index Terms
- A case study of a system-level approach to power-aware computing
Recommendations
Power Aware Computing on GPUs
SAAHPC '12: Proceedings of the 2012 Symposium on Application Accelerators in High Performance ComputingEnergy and power density concerns in modern processors have led to significant computer architecture research efforts in power-aware and temperature-aware computing. With power dissipation becoming an increasingly vexing problem, power analysis of ...
Power-aware Performance Tuning of GPU Applications Through Microbenchmarking
DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017Tuning GPU applications is a very challenging task as any source-code optimization can sensibly impact performance, power, and energy consumption of the GPU device. Such an impact also depends on the GPU on which the application is run. This paper ...
Dynamic task set partitioning based on balancing memory requirements to reduce power consumption
ICS '09: Proceedings of the 23rd international conference on SupercomputingBecause of technology advances power consumption has emerged up as an important design issue in modern high-performance microprocessors. As a consequence, research on reducing power consumption has become a hot research topic. Different ways to reduce ...
Comments