Ewa Z. Bem
ABSTRACT
We developed the project presented in this paper for an undergraduate computer architecture course specifically aimed at non-engineering students. The project is designed to develop understanding of processor organisation at the functional unit level by building a series software execution driven simulators, from a single cycle sequential processor to a simple pipelined processor. The students are lead through the functional design process step by step, in a succession of carefully structured tasks. The project starts by building functional units of a processor. These units are then used to construct a single cycle processor, a multi cycle processor, and finally a pipelined processor with data hazard detection and forwarding. The main goal of the project is to give students a true insight into the fundamental ideas, which are the basis of the development of the modern microprocessor.
- Bem, E.Z. Experiment-based Project in Undergraduate Computer Architecture, 2002 SIGCSE Conference, Cincinnati, February 2002 Google Scholar
Digital Library
- Bromley, A.G. A Logic Mini Trainer, Journal of Research and practice in Information Technology, pp. 325--328, vol. 33, no 4, 2001Google Scholar
- Burger, D., Austin T.M. The SimpleScalar Tool Set, v. 2.0, University of Wisconsin-Madison Computer Sciences Department, Technical Report #1342, 1997Google Scholar
- Patterson, D.A. and Hennessy, J.L. Computer Organization & Design, ed. 2, Morgan Kaufmann 1998 Google ScholarDigital Library
- Robbins, A.K. http://vip.cs.utsa.edu/classes/cs2734s98Google Scholar
Index Terms
- MiniMIPS: a simulation project for the computer architecture laboratory
Recommendations
MiniMIPS: a simulation project for the computer architecture laboratory
We developed the project presented in this paper for an undergraduate computer architecture course specifically aimed at non-engineering students. The project is designed to develop understanding of processor organisation at the functional unit level by ...
Evaluation of scheduling techniques on a SPARC-based VLIW testbed
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on MicroarchitectureThe performance of Very Long Instruction Word (VLIW) microprocessors depends on the close cooperation between the compiler and the architecture. This paper evaluates a set of important compilation techniques and related architectural features for VLIW ...
Performance estimation in a simultaneous multithreading processor
MASCOTS '96: Proceedings of the 4th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications SystemsWe present a model to estimate the performance of dynamically interleaving instruction streams in super-scalar architectures. Instructions executed per cycle (IPC) are calculated from simple descriptions of the workload and hardware. We compare ...
Comments