Koichi Nose
- 1.J. Burr and A. Perterson, "Ultra low power CMOS technology, " NASA VLSI Design Symposium, pp. 4.2.1-4.2.13, 1991.Google Scholar
- 2.R. Gonzalez, B. M. Gordon and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS, " IEEE Jounal of Solid-State Circuit, vol. 32, pp. 1210-1216, Aug., 1997.Google ScholarCross Ref
- 3.Z. Chen, C. Diaz, J. D. Plummer, M.Cao and W. Greene, "0.18um dual Vt MOSFET processing and energy-delay measurement," IEDM tech. digest, pp. 851-854, 1996.Google Scholar
- 4.The National Technology Roadmap for Semiconductors, SIA Handbook, 1998.Google Scholar
- 5.K. Nose and T. Sakurai, "Closed-Form Expressions for Short-Circuit Power of Short-Channel CMOS Gates and Its Scaling Characteristics," Proceedings of ITC-CSCC, pp.1741-1744, July, 1998.Google Scholar
- 6.T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE Jounal of Solid-State Circuits, vol.25, pp. 584-593, Apr., 1990.Google ScholarCross Ref
- 7.A. Bellaouar, A. Fridi, M. I. Elmasry and K. Itoh, "Supply voltage scaling for temperature insensitive CMOS circuit operation," IEEE Transaction on Circuit and Systems II, vol. 45, pp. 415 -417, Mar., 1998.Google ScholarCross Ref
- 8.C. Park et al, "Reversal of temperature dependence of integrated circuits operation at very low voltages," IEDM Tech., Digest, pp. 71-74, 1995.Google Scholar
- 9.K. Kanda, K. Nose, H. Kawaguchi and T. Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub IV CMOS VLSI's," Proceedings CICC'99, pp.563-566, May, 1999.Google Scholar
- 10.Yuan Taur and Tak H. Ning, "Fundamental of Modern VLSI Devices," by Cambridge University Press, pp. 131, 1998. Google ScholarDigital Library
- 11.J. Burr and J. Shott, "A 200mV encoder-decoder circuit using Stanford Ultra Low -Power CMOS," ISSCC Digest of Tech. Papers, pp. 84-85, Feb., 1994.Google Scholar
- 12.H.Kawaguchi, Y.Itaka and T.Sakurai, "Dynamic Leakage Cut-off Scheme for Low-Voltage SRAM's," Symp. on VLSI Circuits, pp.140-141, June, 1998.Google Scholar
- Optimization of VDD and VTH for low-power and high speed applications
Recommendations
Power-optimal repeater insertion considering Vdd and Vth as design freedoms
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis work first presents an analytical repeater insertion method which optimizes power under delay constraint for a single net. This method finds the optimal repeater insertion lengths, repeater sizes, and Vdd and Vth levels for a net with a delay ...
Optimizing finfet technology for high-speed and low-power design
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIThe threshold voltage (Vth) of a FinFET device varies between the on and off mode: Vth is lower when the transistor is on and it is higher when the transistor is off. Such a property is ideal for low-power designs with low supply voltage (Vdd). The low ...
Double-gate SOI devices for low-power and high-performance applications
ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided designDouble-gate (DG) transistors have emerged as promising devices for nano-scale circuits due to their better scalability compared to bulk CMOS. Among the various types of DG devices, quasi-planar SOI FinFETs are easier to manufacture compared to planar ...
Comments