skip to main content
10.1145/2755573.2755613acmconferencesArticle/Chapter ViewAbstractPublication PagesspaaConference Proceedingsconference-collections
announcement
Public Access

Hypergraph Partitioning for Parallel Sparse Matrix-Matrix Multiplication

Published:13 June 2015Publication History

ABSTRACT

The performance of parallel algorithms for sparse matrix-matrix multiplication is typically determined by the amount of interprocessor communication performed, which in turn depends on the nonzero structure of the input matrices. In this paper, we characterize the communication cost of a sparse matrix-matrix multiplication algorithm in terms of the size of a cut of an associated hypergraph that encodes the computation for a given input nonzero structure. Obtaining an optimal algorithm corresponds to solving a hypergraph partitioning problem. Our hypergraph model generalizes several existing models for sparse matrix-vector multiplication, and we can leverage hypergraph partitioners developed for that computation to improve application-specific algorithms for multiplying sparse matrices.

References

  1. K. Akbudak and C. Aykanat. Simultaneous input and output matrix partitioning for outer-product-parallel sparse matrix-matrix multiplication. SISC, 36(5):C568--C590, 2014.Google ScholarGoogle ScholarCross RefCross Ref
  2. G. Ballard, A. Buluç, J. Demmel, L. Grigori, B. Lipshitz, O. Schwartz, and S. Toledo. Communication optimal parallel multiplication of sparse random matrices. In SPAA '13, pages 222--231. ACM, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. G. Ballard, J. Hu, and C. Siefert. Reducing communication costs for sparse matrix multiplication within algebraic multigrid. Technical report SAND2015-3275, Sandia Natl. Labs., 2015.Google ScholarGoogle Scholar
  4. E. Boman, K. Devine, L. Fisk, R. Heaphy, B. Hendrickson, C. Vaughan, Ü.c Catalyürek, D. Bozdag, W. Mitchell, and J. Teresco. Zoltan 3.0: parallel partitioning, boad-balancing, and data management services; user's guide. Technical Report SAND2007--4748W, Sandia Natl. Labs., 2007.Google ScholarGoogle Scholar
  5. A. Buluć and J. R. Gilbert. Parallel sparse matrix-matrix multiplication and indexing: implementation and experiments. SISC, 34(4):C170--C191, 2012.Google ScholarGoogle ScholarCross RefCross Ref
  6. Ü.c Catalyürek and C. Aykanat. PaToH: a multilevel hypergraph partitioning tool, version 3.0. Technical report, Dept. of Computer Engineering, Bilkent Univ., 1999.Google ScholarGoogle Scholar
  7. Ü.c Catalyürek and C. Aykanat. A fine-grain hypergraph model for 2D decomposition of sparse matrices. In IPDPS '01, pages 118--123, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Ü.c Catalyürek, C. Aykanat, and B. Uçar. On two-dimensional sparse matrix partitioning: models, methods, and a recipe. SISC, 32(2):656--683, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. M. Gee, C. Siefert, J. Hu, R. Tuminaro, and M. Sala. ML 5.0 Smoothed Aggregation User's Guide. Technical Report SAND2006-2649, Sandia Natl. Labs., 2006.Google ScholarGoogle Scholar
  10. S. Krishnamoorthy," U.c Catalyürek, J. Nieplocha, A. Rountev, and P. Sadayappan. Hypergraph partitioning for automatic memory hierarchy management. In SC '06, pages 34--46, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. T. Lengauer. Combinatorial Algorithms for Integrated Circuit Layout. Wiley, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Hypergraph Partitioning for Parallel Sparse Matrix-Matrix Multiplication

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      SPAA '15: Proceedings of the 27th ACM symposium on Parallelism in Algorithms and Architectures
      June 2015
      362 pages
      ISBN:9781450335881
      DOI:10.1145/2755573
      • General Chair:
      • Guy Blelloch,
      • Program Chair:
      • Kunal Agrawal

      Copyright © 2015 Owner/Author

      Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 13 June 2015

      Check for updates

      Qualifiers

      • announcement

      Acceptance Rates

      SPAA '15 Paper Acceptance Rate31of131submissions,24%Overall Acceptance Rate447of1,461submissions,31%

      Upcoming Conference

      SPAA '24

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader