Subho Chatterjee
ABSTRACT
In this paper we propose a methodology for energy efficient Spin-Torque-Transfer Random Access Memory (STTRAM) array design at scaled technology nodes. We present a model to estimate and analyze the energy dissipation of an STTRAM array. The presented model shows the strong dependence of the array energy on the silicon transistor width, word line voltage and row/column organization. Using the array energy model we propose a design methodology for STTRAM arrays which minimizes the energy dissipation while maintaining the required robustness in read and write operations at scaled technologies.
- Z. Diao et al, "Spin-transfer switching in MgO-based magnetic tunnel junctions", J. Appl. Phys. April 2006Google Scholar
- Z. Diao, et al., "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory", Journal of Physics: Cond Matter 19, April 2007.Google ScholarCross Ref
- Z. Diao et al., "Spin Transfer Switching in Dual MgO Magnetic Tunnel Junctions", Applied Physics Letters, vol. 90, Issue 13, March 2007.Google ScholarCross Ref
- A. Driskill-Smith, "STTRAM -- A New Spin on Universal Memory", Future Fab Intl. Report, Sept 2008.Google Scholar
- M. Hosomi et al, "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM", IEDM 2005 pp: 459--462Google Scholar
- T. Kawahara et al, "2 Mb SPRAM (Spin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read", IEEE JSSC, Jan. 2008.Google Scholar
- J. Li et al, "Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) array for Yield Enhancement," DAC 2008. Google ScholarDigital Library
- www.eas.asu.edu/~ptmGoogle Scholar
Index Terms
- A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies
Recommendations
Design margin exploration of spin-transfer torque RAM (STT-RAM) in scaled technologies
We propose a magnetic and electric level spin-transfer torque random access memory (STT-RAM) cell model to simulate the write operation of an STT-RAM. The model of a magnetic tunneling junction (MTJ) is modified to take into account the electrical ...
Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing
Editor's note:Nonvolatile embedded memories may open the door to new computing paradigms based on "normally-off and instant-on" operation. This article covers recent trends of spin-transfer-torque RAM technology, an emerging class of nonvolatile memory, ...
Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM)
Because of its high storage density with superior scalability, low integration cost and reasonably high access speed, spin-torque transfer random access memory (STT RAM) appears to have a promising potential to replace SRAM as last-level on-chip cache (...
Comments